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Ultrasonic generators combined with ultrasonic transducers playa significant role in the 
industrial and medical fields. These devices are frequently used in food processing 
industry where bacteria are destroyed by destructive cavitation. They are also used for 
medical imaging, which is usually referred to as the "ultrasound". A wide range of 
general-purpose ultrasonic generators is currently available on the market and recently, 
compact efficient modules have become available. The problem \\rith most ultrasonic 
generators is that they are application specific and have only a few pre-programmed 
selectable control options. In the field of ultrasound and acoustics research, a need exists 
for an ultrasonic generator that is capable of having a new control topology applied 
without the need for costly and time consuming circuit design and PCB population. The 
need also exists for a flexible power controller stage on which designer waveforms can be 
specified and applied without the same need for circuit design and PCB population. The 
universal ultrasonic generator would also require an array of feedback loops for power 
and frequency control. 
Linear amplifiers have been used in the past, and to this day, as ultrasonic generators as 
they have a wide bandwidth. The problem with these amplifiers is their poor efficiency, 
leading to costly and bulky systems with limited power handling capabilities. Switch 
mode type ultrasonic generators provide great efficiencies, leading to compact systems 
with almost unlimited power handling capabilities. 
Key to the success of the Class-GD ultrasonic generator approach is utilization of a 
software layer, reprogrammable controllers, and a s\V1.tch mode power stage. These 
features will allow the researcher to design, implement and evaluate different control 
topologies in a matter of hours, with negligible cost. 'lbe power control stage is 
programmable, allowing open loop wave shaping, thus allowing the researcher the ability 
to evaluate the effectiveness of designer waves. The switch mode power stage allows 












This document describes the simulation, design and testing of a prototype Class-GD 
ultrasonic generator. Although the topology is capable of achieving high power output 
(approximately 1 kW), results were only obtained for moderately low transducer power 
levels. This was due to the lack of a large enough acoustic load and transducer hom. The 
generator successfully detected the optimum operating frequency of a single ultrasonic 
transducer by means of a peak current detection process. The generator was also 
successful in tracking the optimum operating frequency of a single ultrasonic transducer 
by means of a peak current detection process. 
The success of this project lies in the user-friendliness of the control layer and the 
software layer. This was proven when two students Brevin Claassen and Gregory Payne 
successfully designed, implemented and tested their own control topologies under my 
guidance. Gregory Payne, with guidance from Dr Lynn Brown and myself, showed how 
the Class-GD ultrasonic generator could be used to perform microencapsulation. 
Microcapsules with a diameter of 100f-lm to 200f-lm were produced at a success rate of 
61.9%, compared to previous work done at the Cape Technikon where only 10% of the 
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Glossary of Terms 
Alternating current or voltage 
The energy of sound waves. 
The science and application of acoustic energy. 
xii 
A measure of electrical conduction, the reciprocal of impedance. 
A spherical volume of gas or vapour in a liquid. 
The sequential formation and collapse of vapour bubbles m a 
liquid subjected to acoustic energy. 
CIR Centre for Instrumentation Research 
Conductance The power of a specified material to conduct electricity. 
COTS Commercial off The Shelf systems 
Efficiency The ratio of useful work performed to the total energy expended 
EMI radiation Electromagnetic interference 
Firmware Software programmed into a device to make it perform a function 
according to the condition set in the software. 
FPGA Field Programmable Gate Array 
IGBT Insulated Gate Bipolar Transistor 
LCD Liquid Crystal Display 
LPF Low Pass Filter 
Magnetostriction The change in dimension of a ferromagnetic body caused by a 
change in its state of magnetization. 
Micro-encapsulation The process of producing Microcapsules 
Microcapsules A small soluble gelatine or gum drop with a hard shell enclosing a 







Metal Oxide Semiconductor Field Effect Transistor 
Programmable Interrupt Controller. 
Phase-Locked loop 
Resonance is defmed as the frequency at which the applied 
voltage and the resultant are in phase. 
A serial communication port normally found on a personal 
computer. 
Driving and accelerating chemical reactions though the 


















Sinusoidal Pulse Width Modulation 
A device for converting a signal from one medium of 
transmission to another, esp. an electrical signal into a non-
electrical one, voltage into pressure, or vice versa. 
1\ collection (more than one) of transducers that collectively 
produce a greater effect. 
Sound with a frequency above 20kHz. 
Refer to Ultrasonic 
The application of using ultrasonic energy to do work. 










Chapter 1 Introduction 1 
Chapter 1 
Introduction 
Ultrasound refers to an audio signal above 20 kHz, which is beyond a human's maximum 
audible frequency [1]. It is normally employed in performing duties that require such a 
frequency [2]. Frequencies between 20 kHz and 100 kHz are categorised as power 
ultrasound (destructive), and frequencies between 5 MHz and 10 MHz as diagnostic 
ultrasound (non-destructive) [3]. 
1.1 Formulating the Problems 
Piezoelectric ultrasonic transducers are designed with an optimum operational frequency 
or resonant frequency. However, because of environmental conditions around the 
transducer, this frequency sometime changes [4]. This complicates the process of 
determining an exact starting frequency at which to drive a transducer. 
A second problem with piezoelectric ultrasonic transducers is the resonant frequency 
varies as load conditions change. This results in the driving of the transducer at a 
frequency other than at optimum operational frequency, which reduces performance and 
lead to poor system efficiency plus possible transducer damage [4]. 
Another problem encountered in applications involving more than one ultrasonic 
transducer is that even though each transducer was designed with identical optimum 
operational frequencies, the resonant frequency of each transducer changed 
independently because of unbalanced loading. This reduced system performance, leading 
to poor system efficiency and a risk of transducer damage [4]. 
A need exists for a locally produced ultrasonic supply showing improved efficiency and 
higher energy density than off-the-shelf linear modules. Also required is an ultrasonic 
generator with a flexible control system. Many existing systems, dependent on analog 











Chapter 1 Introduction 2 
1.2 The Problem in Context 
The system described in this document needs to facilitate easy implementation of various 
control techniques required to detect optimal operating frequency of an ultrasonic 
transducer and to ensure the system operated at peak efficiency as it delivers power to 
the load. 
A digital controller with a software platform would permit the designer to implement and 
test various control topologies, without the need for costly and time-consuming PCB 
design, manufacturing and populating. 
The digital controller used must facilitate various programming languages to allow users 
of different skill levels an opportunity to use the system in their study of ultrasonics and 
their control. 
The PIC micro controller must give users at tertiary level equipped \vith basic skills and 
some guidance an opportunity to programme the system with new control techniques by 
means of a language named PIC Basic. Advanced users will be able to programme the 
system with other software languages such as Assembler or C. High speed functions such 
as voltage control, wave shaping and circuit protection can, however, not be done by the 
PIC microcontroller and was allocated to a FPGA. 
The system requires a control stage able to control the power supply to the load in a 
manner such that power is not wasted in the system, resulting in high efficiency, and 
incorporating high energy density. 
A s'W-itchmode power stage offers a system v.r1th greater efficiency when compared to a 
linear equivalent. 
These criteria led to the design of the novel Class-GD ultrasonic generator, discussed in 
this document. It may be seen in block format in Figure 1. The application's control 
system will be software based, allo\\IDg system upgrades through firmware updates. Such 
technology permits advanced ultrasonics to be realised 'W-ith improved efficiency and 














Figure 1: Block diagram ofthe Class-GD ultrasonic generator 
The following modules are shown in Figure 1: 
1. Human interface - permits an operator to control the mode of operation by 
using buttons to navigate a menu-driven display. The display is used to inform 
the user on system status and mode of operation. 
2. Control system - is software driven and utilises a microcontroller and FPGA to 
monitor system status and operate the modules required to make the system 
work. 
3. RS232 - connects the system to a personal computer, where telemetry can be 
stored and from which commands can be accepted. 
4. Rec. (rectifier) - rectifies and filters the AC mains into a DC waveform. 
5. V-Bus (DC voltage bus control) - is used for power control in the system. 
6. V FB (voltage feedback) - the voltage feedback circuit is used to monitor the V-
Bus module 
7. Inverter - changes the DC voltage from the V-Bus into a high frequency 
modulated sinusoidal AC waveform. 
8. Filter - removes the modulation signal, leaving only the desired sinusoidal wave. 
9. FB (feedback) - the controller uses the voltage and current feedback. 
10. Ultra (ultrasonic transducer) - converts the electrical signal into mechanical work. 
1.3 Aims and Objectives 
The first aim was to determine the optimum operational frequency or resonant frequency 
of the ultrasonic transducer. The Class-GD ultrasonic generator needed to perform a 
frequency scan from 16 kHz to 50 kHz in steps of ±20 Hz, while measuring current to 










Chapter 1 Introduction 4 
Once a resonant frequency had been found, two control techniques are independently 
implemented and tested for effectiveness in locking and following the resonant 
frequency of a transducer under varying load conditions. These control techniques are 
phase-lock loop control and admittance locking [5], [6]. 
Two additional control techniques were investigated. These are monotonically swept 
frequency (saw-tooth wave) control and frequency-modulated control (triangle wave). 
These locking techniques are designed for equal power distribution in applications where 
more than one ultrasonic transducer is supplied by the same ultrasonic generator [7]. 
This project combines two existing amplifier types, namely Class-D and Class-G 
amplifiers to produce a system superior to either [8]. The control sub-system will utilise 
two reprogrammable devices, allm:ving reconstruction of the control topology by writing 
a new software code for the system. This eliminated the need for time-consuming 
hardware development. Ibe technology allowed advanced ultrasonics to be realised \vith 
improved efficiencies and with higher power densities. 
1.4 Thesis Structure 
Chapter 1 (Introduction) formulates the problem an ultrasonic generator needed to 
overcome when driving ultrasonic transducers. The Class-GD ultrasonic generator is 
introduced. Aims and objectives for this thesis are set and the thesis structure presented. 
Chapter 2 (preliminary Investigation) gives a background to ultrasound, covering a brief 
history of the subject. Some effects of ultrasound are considered, including cavitation. 
The ultrasonic transducer is described and some applications of ultrasound investigated. 
Varieties of ultrasonic generators are introduced. Finally a few ultrasonic control 
techniques are described. 
Chapter 3 (Design Specifications) describes the design specifications of the Class-GD 
ultrasonic generator. Applications for this ultrasonic generator are introduced and 
anticipated electrical parameters shown. The Class-GD generator is compared to 
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Chapter 4 (Class-GD generator sub-system design) describes design procedure for the 
various sub-systems and modules of the Class-GD ultrasonic generator. It includes 
simulations of some of the modules, sub-system component value calculations, and 
implementation procedures for the various modules. The implementation of the various 
control techniques is explained. 
Chapter 5 (Experimental Evaluation) contains the experimental evaluation of the Class-
GD ultrasonic generator. Here the test procedures are described and results shown. 
Observations are made on results achieved. 
Chapter 6 (Conclusions and Recommendations) discusses the results and makes 
recommendations for development. 
References: Lists all sources of information used in the compilation of this document. 
Appendix A: (Schematic Diagrams) illustrates Class-GD ultrasonic generator. 
Appendix B: (Experimental Results) offers detailed experimental results. 
Appendix C: (Detailed Design) shows the detailed design of the Class-GD ultrasonic 














In 1880, Pierre and Jacques Curie observed and published the piezoelectric phenomenon. 
They achieved this by conclusively measuring the surface charge that appeared on 
specially prepared crystals (tourmaline, quartz, topaz, cane sugar and Rochelle salt) when 
subjected to a mechanical stress and vice versa. Lord Rayleigh Oohn W. Stutt) became 
the greatest of all acousticians when he published The Theory of sound in the beginning of 
the 20th century [9]. 
Today, two main compounds, Barium Titanate and Lead Zirconate Titanate, are used in 
the manufacturing process of piezoelectric ceramic. This ceramic has the advantage of 
being hard, chemically inert and immune to other atmospheric conditions. It may be 
given almost any shape or size during manufacture [10]. 
2.2 Ultrasound 
Ultrasound refers to an audio signal beyond a human's maximum audible frequency of 
about 20 kHz [1]. Cltrasound is generally used to perform work which depends on that 
frequency [2]. Frequencies between 20 kHz and 100 kHz are generally categorised as 
power ultrasound (destructive) and frequencies between 5 Mrlz and 10 MHz as 
diagnostic ultrasound (non-destructive) [3]. 
2.2.1 Cavitations 
Cavitation occurs when the amount of ultrasonic energy applied to a liquid exceeds the 
energy of the forces holding the molecules together [10]. This results in the growth and 
the collapse through implosion of tiny micro bubbles. The implosion of these tiny 
bubbles produces short-lived hot spots, releasing enough energy to drive a variety of 










Chapter 2 Preliminary investigation 
Ultrasonic 
4. Hot Spot. 
Time • 
Figure 2: The life cycle of a cavitation bubble. The ultrasonic transducer converts the electrical 
signal into pressure waves in the liquid. These pressure waves compress and stretch a bubble 
making it "grow". At the end of the life cycle the bubble collapses and releases energy [11] 
7 
There are two types of cavitations generated by ultrasound. One is stable cavitation. This 
type of cavitation occurs at high frequency. The bubbles formed by this type of 
cavitation are relatively permanent and can continue to oscillate for many cycles of 
acoustic pressure. These bubbles have less time to grow as the high frequency produces a 
small bubble size, resulting in less violent cavitation and low destructive capabilities [11]. 
A second type of cavitation is transient cavitation. This type occurs at lower frequencies. 
The bubbles formed by this type of cavitation last a shorter time (usually less than one 
cycle) [11]. 
Factors affecting the cavitation process include temperature, power, frequency and 
standing waves. Temperature direcdy influences the cavitation process by affecting liquid 
viscosity, solubility of gas in the liquid, and vapour pressure. The cavitation intensity is 
direcdy related to ultrasonic power [12] . 
At high power levels large numbers of bubbles are formed. Some may merge to form 
bigger bubbles, causing implosions that are more violent. At excessively high power 
levels large numbers of bubbles may form at the transducer surface, thus decoupling the 
transducer from the load and resulting in decreased power transfer [4]. The cavitation 
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The higher the frequency, the smaller the bubbles will be, because of a shorter growth 
period resulting in less violent cavitation. 
2.2.2 The Ultrasonic Transducer 
An ultrasonic transducer is a device that converts electrical energy into a mechanical 
displacement at a frequency above the human audible range of about 20 kHz [1] . 
The two most commonly used ultrasonic transducers are the magnetostrictive and the 
piezoelectric transducers. Magnetostrictive transducers are known for their robustness in 
industrial applications [10]. 
Zero-space magnetostrictive transducers are manufactured by placing nickel laminations 
tightly together with an electrical coil placed over the nickel stack. These transducers use 
the principle of magnetostriction in which certain materials expand and contract when 
placed in an alternating magnetic field. When an oscillating current is sent through the 
coil the nickel stack vibrates. This vibration frequency is equal to twice the oscillating 
current frequency [10]. 




strips attached to 
output diaphragm 
by silver brazing 
Electrical coil 
Figure 3: Construction of a typical magnetostrictive transducer [10] 
Piezoelectric transducers are, however, generally preferred because of greater efficiency 
and operating frequency, when compared to magnetostrictive transducers [10]. 
A piezoelectric transducer is seen in Figure 4. The active element in this type of 
transducer is the piezo-polarized material (piezoelectric driving element). When an 
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This causes the piezoelectric driving element to change dimensions in a process known 
as electrostriction [4]. 
Piezoelectric transducers are optimised to resonate at a predetermined frequency to 
deliver power to a liquid medium [4]. This document refers to the optimised transducer 
frequency as its resonant frequency, or optimum operating frequency. 
The Optimisation of the Piezoelectric Transducer 
The resonant frequency of the piezocerarnic material is determined by the thickness of 
the piezocerarnic material (piezoelectric driving elements), where the piezocerarnic 
material is cut to half the desired wavelength along one axis of resonance [4]. 
A matching layer (often an aluminium coupling mass) is used to obtain maximum energy 
transfer to the load. This layer is usually cut to a quarter wavelength of the transducer's 
frequency, so the signal at the face of the transducer is in phase [4]. 
The backing mass (usually stainless steel) greatly influences the damping characteristics of 
the ultrasonic transducer. To ensure a narrow bandwidth of the transducer a backing 
mass is selected with an impedance value similar to that of the active element [4]. 
Ultrasonically active liquid 
Electric signal 4-f.+l-+-.---fIlIIM I 
Electrode ____ oJ 





~ Stainless steel 
back mass 
Figure 4: Construction of a typical piezoelectric transducer, shown in cross section [4] 
WP Mason of Bell Telephone Laboratories electrically modelled the piezoelectric 
transducer in the 1930s. His simplified electric model of the piezoelectric transducer is 
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In Figure 5 the capacitor Cs represents the physical capacitance of the piezoelectric 
driving elements. This capacitance is dependant on the physical structure of the 
piezoelectric driving elements such as thickness, permittivity, type of piezoelectric 
material and area of the electrodes [13]. 
The electromechanical coupling ratio is represented by the transformer TI. The setles 









Figure 5: Mason's Electrical Equivalent of an Ultrasonic Transducer. Cs represents the physical 
capacitance of the piezoelectric driving elements. The electromechanical coupling ratio is 
represented by T1. The series LCR network represents the moving parts of the transducer [13] 
The model piezoelectric transducer may be operated in one of two modes, setles 
resonant mode and the parallel resonant mode. In series resonant mode, the transducer 
delivers a high output force at a low velocity (high pressure) to the load. In parallel 
resonant mode, the transducer delivers a low output force at a high velocity to the load 
[13]. Maximum acoustic power is delivered when the transducer is driven in series 
resonant mode. 
Figure 6 shows the electrical conductance peaks at the frequency]c. This is where the 
series resonant circuit is purely resistive and the impedance of the series resonant circuit 
is at a minimum. The susceptance reaches zero at the point where the impedance of the 
entire circuit is purely resistive. This is not at the frequency fe, as the capacitor Cs causes 
the resonant frequency of the entire circuit to be higher than the resonant frequency of 
the series circuit. With a compensation inductor used to null the static capacitance Cs, the 
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Figure 6: Conductance and susceptance of a transducer. The electrical conductance peaks at the 
frequency fc. This is where the series resonant circuit is purely resistive and the impedance of the 
series resonant circuit is at a minimum. [14] 
2.3 Applications of Ultrasound 
Ultrasonics is the science of ultrasound and is grouped into two categories; power 
ultrasound (destructive) and diagnostic ultrasound (non-destructive) [3]. 
Power ultrasound describes most applications where the destructive cavitation effect of 
ultrasound is used to undertake work. Frequencies for this category usually range 
between 20 kHz and 100 kHz [3]. Applications associated with this category include the 
processes of sonochemistry, ultrasonic cleaning, cell disruption, plastic welding, etc [10]. 
Diagnostic ultrasound describes applications at frequencies where the destructive 
cavitation effect cannot occur. The frequency for this category begins around 5 MHz but 
may exceed a frequency of 10 MHz [3]. Applications associated with this category include 
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2.4 Ultrasonic generator 
The ultrasonic generator is a device designed to change the AC mains (50 Hz in South 
Africa) or battery power into a voltage and frequency (greater than 20 kHz) used to drive 
an ultrasonic transducer optimally. 
The control technique used in such generators to drive an ultrasonic transducer optimally 
can be a simple phase-lock loop control technique [5], or a complicated multi-frequency, 
multi-mode, modulated control technique [16]. These generators are found in numerous 
applications from simple humidifiers to complicated ultrasonic imaging devices and 
surgical equipment [15]. Generators can be small enough to put in a portable device or 
be larger than a fridge as in industrial applications . 
2.4.1 Linear Ultrasonic Generators 
Linear power ultrasonic generators use one of the three linear amplifier topologies 
(shown in Figure 7) as their final driving stage. These amplifier topologies utilise the 
linear region of the active element (transistor) to form the shape of the output wave. This 
results in low system efficiency with low signal distortion [17]. 
Class A amplifiers account for a small portion of the audio market because of their low 
efficiency, which is typically less than 25%. This amplifier topology, however, has the 
least amount of distortion, consequendy offering the best sound quality. Class B has the 
highest efficiency of the three topologies, typically around 78%. This amplifier topology, 
however, provides poor linearity around the crossover region. Class AB has a good 
efficiency (around 78%) and excellent linearity that makes this topology the most popular 
for audio amplifier design [17]. Class G and H amplifiers control the supply rail to a 
linear output thereby improving efficiency in the system [18], [21]. 
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Two commercially available linear ultrasonic generator solutions, the AGI006 LF from 
HOLTEK technologies and the ULTRA 2020 from T&C Power Conversion, Inc are 
used for comparison. The ULTRA 2020 linear amplifier design incorporates both Class 
A and Class AB topologies. This device uses the Class A topology in linear mode when 
supplying power to a maximum load of SOW, in addition, Class AB topology when 
supplying power to a maximum load of 17SW. The Class B amplifier topology is used in 
the output power stage of the AG 1006 LF ultrasonic generator. These devices are 
general-purpose air-cooled amplifiers suitable for a wide range of applications which 
include industrial, laboratory and medical applications [19], [20]. 
Specifications ULTRA 2020 '[201 
1-
AGI006 LP-[191 
Class of Operation: Class A up to 50 W (linear) Class B 
Class AB up to 175W (saturated) 
Frequency range: 10kHz to 15MHz minimum 25 kHz to 10MHz 
Output power: 175W 300W 
Efficiency: NA NA 
Dimensions: H 135 x W 254 x D 385 mm H 135 x W 254 x D 385 mm 
Weight: - 12 kg - 12 kg 
Table 1: Product specificatIOns of two commercially avadable linear ultraSOniC generator solutions, 
the AG1006 LF and the ULTRA 2020 [19], [20] 
2.4.2 Switch Mode Ultrasonic Generator 
Switch mode ultrasonic generators use a half bridge or full bridge inverter. They 
predominantly utilise the cut-off and saturation regions of the active element (transistor) 
to form the output wave. This results in high system efficiencies, typically above 90% 
[21]. Output power is controlled by increasing and decreasing the duty cycle of the pulse 
width modulation (PWM) or "dead time" between the positive and negative cycle as 




Figure 8: Full bridge inverter driving an ultrasonic transducer. The duty cycle to the full bridge 
inverter is set to 50% resulting in the first transducer voltage and current waves resulting in 
maximum power to the transducer. The duty cycle is reduced resulting in a dead time and a 
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A commercially available switch mode ultrasonic generator solution, the universal and 
wideband multi-frequency power supplies from MASTERSONIC, is used for 
comparison. It employs a multi-frequency, multi-mode, modulated (MMM) control 
technique and is capable of driving all kinds of piezoelectric transducers, submersible 
transducers, bench top cleaners and sonochemical reactors [23]. The switching output 
stage of this device makes it highly efficient and compact. 
Specifications MSG.300.0W MSG.600.0W MSG.1200.0W 
Class of Operation: NA NA NA 
Frequency range: 21.435 - 40.560 kHz 21.435 - 40.560 kHz 21.435 - 40.560 kHz 
Output power: 300W 600W 1200W 
Efficiency: approx.95% approx.95% apf'l"ox. 95% 
Dimensions: 170 x 150 x 150 mm 250 x 150 x 150 mm 230 x 160 x 370 mm 
Weight: 2 kg 3.6 kg 4kg 
Table 2: The product specificatIOns of the OW senes from MASTERSONIC [23) 
The Class GD is a combination of the Class G amplifier that controls the supply rail and 
the Class D switchmode amplifier. 
Figure 9: The Class GD topology uses the controlled supply rail of the Class G amplifier topology 
and replaces the linear amplifier stage with a Class D amplifier topology thereby improving the 
efficiency of the overall system 
2.5 Ultrasonic Control Techniques 
The resonant frequency of the ultrasonic transducer does not remam fixed at one 
frequency and will move because of change in the load and the transducer. If the 
resonant frequency of the ultrasonic transducer is not followed, the transducer will not 
operate optimally [4]. This means an automatic control system is required to maintain the 
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2.5.1 Phase-lock Loop 
A method used to maintain an ultrasonic generator's frequency at the ultrasonic 
transducer optimum frequency is named a phase-locked loop (PLL) controL This control 
technique tracks the series resonant frequency, the frequency where voltage and current 
to the transducer are in phase. The PLL will monitor the phase of the voltage and current 
to the transducer, and will change the frequency until the voltage and current are in phase 
[5]. 
The phase-lock loop control topology consists of three main parts as seen in Figure 10. 
The first is the phase detector (multiplier), which determines phase difference between 
the transducer's voltage and current. 
The low pass ftlter (LPF) , filters the signal from the phase detector so that the filter 
output voltage represents the phase shift. The voltage-controlled oscillator (VCO) 
changes the output frequency according to the error signal obtained from the LPF [24]. 




~m[}pllfied block diagram the phase-lock loop control topology. phase detector, 
determines phase difference between the transducer's voltage and cutrent. The low pass filter 
(LPF), filters the signal from the phase detector so that the filter output voltage represents the 
phase shift. The voltage-controlled oscillator (VeO) changes the output frequency according to 
the error signal obtained from the LPF [24], [5]. 
2.5.2 Admittance locking 
Another method employed to hold an ultrasonic generator's frequency at the ultrasonic 
transducer optimum frequency is called admittance-locking control. This technique is 
based on the principle maximum power transfer between the ultrasonic transducer and 
the liquid Ooad) occurs when the admittance of the transducer is at a maximum. The 
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the current to the transducer and change the frequency until current is at a maximum 
(maximum admittance) [6]. 
The performance of the admittance locking control technique can, however, be 
improved as described in a thesis by William Robert Patterson in 2002. He shows the 
maximum power point is not at the point of maximum admittance, but instead at the 
point of maximum conductance. This error may be eliminated by a compensation 
inductor used to null the static capacitance in the ultrasonic transducer [14]. 
2.5.3 Sweep Frequency 
Ultrasonic cleaning systems have long been troubled by the formation of standing waves. 
\Vhen sound waves (pressure waves) generated by the ultrasonic transducer interact with 
reflected waves, regions of increased and reducer cavitation intensity are produced, hence 
"standing waves". These, as seen in Figure 11, might produce "zebra stripes" on the 
component being cleaned [10], [26]. 
At low power intensities, light regions on the foil as seen in Figure 11 would represent 
areas where no cleaning occurred. At high power intensities and with soft metals 
including aluminium, brass and copper, dark regions on the foil would represent areas 
where damage would appear. The basic solution to this problem is to move the 
component being cleaned around in the cleaning tank [10]. 
It was found that by varying or sweeping the frequency of the ultrasonic generator it was 
possible to reduce the effect of these standing waves [16]. This discovery lead to the new 
field of frequency modulation techniques, all aimed to reduce the effect of standing 
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C) 0 G Q G) 0 0 () Foil 
Figrue 11: An illustration showing standing waves and effect. The red waves are from the 
ultrasonic transducer, the blue waves are the reflected waves and the green waves are resultant 
press rue. In A and E the transducer and reflected waves cancel. In C and G the transducer and 
reflected waves add. The grey lines represent areas of increased cavitation (standing waves). The 
foil shows the destructive pattern (zebra stripes) [10], [26] 
Today's high power ultrasonic cleaning systems use an array of transducers to drive the 
load. This has led to a fresh problem. In spite of the careful selection of the individual 
transducers to ensure all have the same resonant frequency, it was found that under load 
conditions transducers with resonant frequencies closest to the optimal frequency draw 
the most current. This led to uneven power distribution in the ultrasonic cleaning bath 
[26). 
It was found by sweeping the frequency to the transducer array, it was possible to deliver 
a sunilar amount of power to each transducer, as each would receive resonant frequency 
for an equal period. This sweeping also reduced the standing waves in the bath [26). 
Parameters associated with sweep freguency control are the sweep bandwidth, usually 0 -
1000Hz, and sweep rate. The sweep bandwidth is usually placed symmetrically around 
the ultrasonic transducer's resonant freguency. The sweep rate refers to the speed at 
which the sweep is conducted. The sweep may also be performed at a fixed rate, or 
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Chapter 3 
Design Specifications 
The Class-GD ultrasonic generator is a novel solution to an old problem. It shows an 
improved efficiency when compared to linear amplifier type ultrasonic generators. In 
addition it has greater flexibility as compared to existing ultrasonic generators. The 
success of this topology lies in its simplicity of design. It is possible to customise and 
alter the control topology and application of this device by changing its operating system 
software. 
Typical applications for the Class-GD amplifier include ultrasonic cleaning, sonar and 
solar power motor speed drives as shown in Figure 12C (with future design). When 
configured as a ultrasonic generator, as seen in Figure 12A, the input to the Class-GD 
generator controls the output frequency. By ramping the input voltage up and down it is 
possible to provide a type of sweep frequency control. This control is performed 
automatically in the Class-GD generator, allowing the input to be used for power control 
or sweep bandwidth control. Figure 12B shows the Class-GD generator configured as a 
sonar power supply. The generator will automatically produce the carrier frequency 
needed to drive the sonar. The input to the Class-GD generator could be used to 
transmit information under water via the sonar. The output signal is typically a phase 
shift keyed modulation signal [27]. 
~~ ~I 0 CTJ 0 CTJ 0 ~t-=------,-r:===:::::::="""",,--II I I .........:J 
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Figure 12: Alternative uses or the Class-GD solution. Option A shows the Class-GD system used 
as a ultrasonic bath driver with sweep frequency control. Option B shows the Class-GD system as 
a sonar driver with data transmitting capabilities. Option C shows the Class-GD system as a 
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3.1 The Class-GD Specifications 
This project will concentrate on low frequency power ultrasonic generation, with a 
frequency range of 15 kHz - 50 kHz and a power range of between 1 W to 1 kW [23]. The 
device utilise a novel digital open loop sinusoidal pulse width modulation (SPWM) 
control technique and a open-ended control system. Possible ultrasonic applications 
where this technology may be advantageous include: 
Low-Power applications High-Power applications 
Fault detections in materials 
Soldering of alwninium 
Riveting and insertion of plastic parts 
Dental drilling 
Welding of metal 
Welding of plastics materials 
Flow measurement 
Drilling and cutting of materials 
Mixing of insoluble materials 
Sonochemistry 
Cleaning of metal 
Destruction of bacteria 
Table 3: Ultrasoruc applicatlons [10], [23] 
3.2 Anticipated Electrical Specifications 
The values shown in Table 4 were selected using the following criteria: 
1. Supply Voltage - Available AC mains in South Africa 
2. Supply Current - Determined by output power and anticipated efficiency 
3. Supply Frequency - Available AC mains in South Africa 
4. Operating Bandwidth - Aimed at low frequency ultrasonic applications 
5. Load Voltage (peak) - Determined by the topology 
6. Load Current (RMS) - Determined by the topology and selected components 
7. Load Power (RMS) - Required output power 
8. Load Impedance - Determined by the topology 
9. Efficiency - Approximate 
SYMBOL PARAMETER CONDITION MIN TYP MAX UNIT 
VSUP Supply Voltage (RMS) Operation 180 220 250 V 
ISUP Supply Current (RMS) Full power operation - - 6 A 
£SUP Supply Frequency Operation 40 50 440 Hz 
fBW Operating Bandwidth Full power 15 - 50 kHz 
VL Load Voltage (peak) Full power - - 300 V 
IL Load Current (RMS) Operation - - 15 A 
PL Load Power (RMS) Specified - 1000 - W 
LZ Load Impedance Load at resonance - - 10k Q 
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3.3 Comparison of the Class-GD approach to established systems 
Many manufacturers have well established COTS (commercial off-the-shelf systems) 
ultrasonic generators available. Practical considerations when selecting a general-purpose 
ultrasonic generator are efficiency, operating bandwidth, range of applications, power 
rating, upgradeability, volume-to-power ratio (mm3 /Watt) and mass-to-power ratio 
(kg/Watt). 
Linear generator Switch mode Class-GO generator 
generator 
Efficiency o 0ess than 50%1 ++ (greater than 80%l ++ (greater than 80%) 
Operating bandwidth ++ (10kHz -15MHz) - (19.02kHz -46.73kHz) - (15kHz -50kHz) 
Range of applications ++ (destructive, non) - (destructive only) + (not only ultrasound) 
Power ratin~ + (linearl ++ (switch model ++ (switch mode) 
Upgrade able - (analog circuits) + (control only) ++ (control and wave) 
Volwne-to-power ratio - (±44000) ++ (±11000) ++ (switch mode) 
Mass-to-power ratio - (±0.04) ++ (±0.006) ++ (switch mode) 
o Below average, - Average, + Good, ++ Excellent 
Table 5: Comparison of the various generator topologies [19], [20], [23] 
When compared to linear ultrasonic generators and switch mode generators the Class-
GD system performs best. 
3.4 Block Diagram of the Class-GD System 
The Class-GD ultrasonic generator consists of three main building blocks. The first is the 
power control block. Here energy is moved from the AC power outlet to the transducer. 
The second building block is the digital control system. Energy flowing in the power 
control system is monitored and controlled according to pre-programmed conditions. 
The final building block is the human interface. A user will be able to decide the type of 
control technique to be applied and the power needed at the transducer. 
In order to achieve full power control, a multiple feedback path in the control loop is 
required to achieve maximum power transfer to the transducer. In addition, the Class-
GD ultrasonic generator consisting of numerous control models, will also need controls. 
The complete system is, therefore, relatively complex. Thus a development path based 
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A block diagram of the Class-GD ultrasonic generator is seen below in Figure 13. 
To ensure maximum flexibility, a digital system was chosen. The system would operate 
according to conditions and instructions that can be programmed in a software platform. 
The system consists of five layers: the power layer, the power interface layer, the signal 
layer, the control layer and the software layer. 
1. Power layer: Controls the energy to the ultrasonic transducer. 
2. Power interface layer: Prevents the EMI that is generated in the power layer 
from affecting the signal layer. This layer insures the optimal performance of the 
signal and control layer. 
3. Signal layer: Is used for signal conditioning, comparison and conversion. 
4. Control layer: Controls the modules. 
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Chapter 4 
Class-GD Ultrasonic Generator Sub-system Design 
The Class-GD ultrasonic generator was designed as a universal digital ultrasonic 
generator. To achieve that goal it was necessary to include both voltage and current 
feedback loops with peak detection and zero-crossing detection circuits. Such circuits 
were required for varying types of ultrasonic control topologies. The complete system is, 
therefore, relatively complex. The development path was based on modules and layers. 
4.1 Power Layer Selection and Design 
The power layer (see Figure 14) controls the flow of energy from the AC power supply 
to the ultrasonic transducer; two active modules control the flow. The first is the buck 
regulator, the primary function of which is the control of voltage to an H -bridge inverter. 
A change of voltage supply to the inverter indirectly changes power delivered to the 
ultrasonic transducer. 
The second active module is the H-bridge inverter. This module changes the DC voltage 
from the buck regulator to a high frequency modulated wave. The power filter then 
filters this modulated wave and the result supplied to the ultrasonic transducer resembles 
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4.1.1 Rectifier and Filter Design 
This module converted the AC mains sourced from an AC supply into DC voltage; full 
bridge rectifier (DB 1 in Figure 15) performed the AC to DC conversion. The pulsating 
DC voltage was filtered by a capacitor (Cl in Figure 15). A SPST switch (SWI in Figure 
15) supplied and interrupted power to the Class-GD ultrasonic generator. A fuse (Fl in 















Figure 15: Input switch, rectifier and filter. The component calculation is in Appendix Cl 
Implementation 
Capacitor Cl was unable to respond to high current transients and was replaced by two 
capacitors Cl LF and Cl HF' The fuse (Fl in Figure 15) acted as a secondary protective 
device. An electronic circuit was added to detect over-current conditions, then shutting 
down both buck regulator and H-bridge inverter modules. 
4.1.2 Buck Regulator Design 
The buck regulator was used to change the approximately 300V DC supplied by the 
rectifier and filter module, to a lower DC voltage. T'he output voltage varied from OV to 
250V DC and was achieved by changing the duty cycle of the MOSFET (Ml in Figure 
16). The MOSFET (Ml) reduces the 300V, depending on the duty cycle, to a lower 
























Figure 16: Buck regulator and filter. The component calculation is in Appendix C2 
Implementation 
24 
Additional time was spent on the design of the buck regulator to ensure short lead 
lengths and to minimise EMI radiation. The high frequency capacitor (C1) was placed 
close to the MOSFET (M1) for that purpose. A 15V zener diode was placed from the 
gate to the source of the MOSFET (M1) to ensure reliable operation. Capacitor C2 was 
increased in size to a 2uF capacitor. The increase in capacitor size reduced the response 
time, but significantly improved system stability. 
4.1.3 H-bridge Inverter Design 
This module performed the function of converting the DC voltage from the buck 
regulator into a sinusoidal pulse width modulated AC voltage. A full bridge inverter 
(Figure 17) performed this DC to AC conversion. The inverter controlled the frequency 
and shape of the voltage to the load, but not the magnitude of the output waveform. The 
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A digital Sinusoidal Pulse-width modulation (SPWM) technique with unipolar voltage 
switching was chosen. A simulation package SIMCAD, was used for a better 
understanding of the operation of the circuit. In Figure 18 is the schematic as entered 
into SIMCAD. 
The three square wave generators, and the XOR, NOT and two AND gates to the left in 
Figure 18 were used to generate the unipolar digital SPWM. The load was designed to 





Figure 18: SIMCAD schematic of the H-bridge inverter stage 
Figure 19 shows the simulated waveforms used to drive the MOSFETs in the inverter 
circuit. Signal V1 s"\\rl.tched Ml on when high and signal V 4 switched M4 on when high. 
MOSFETs 1 and 4 were used to generate a positive output voltage and MOSFETs 2 and 
3 to generate a negative output voltage. As a result, signal V3 had a similar shape to 
signal V1, except that they were 1800 out of phase, and signal V2 had a similar shape to 
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Figure 19: SIMCAD waveforms of MOSFET gating signals and load current. MOSFETs 1 and 4 
are used to produce a positive voltage across the load. VI drives MOSFET 1 and is switched at 25 
kHz. The SPWM signal V4 drives the MOSFET 4 and is used for wave shaping. IL shows the load 
current to the resonant load. 
Figure 20 shows the current signals in MOSFETs 1, 3 and 4. The waves were selected to 
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Figure 20: SIMCAD waveforms of MOSFET current. For the positive load cycle, MOSFET 1 is 
switched on allowing current to flow, and MOSFET 4 is switched on allowing current to flow. 
When MOSFET 4 is switched off, the diode in MOSFET 3 will conduct resulting in a negative 
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From Figure 20 we are able to make the following observations for the positive current 
cycle: 
• When Ml and M4 were on (as seen in Figure 21A) current flowed from the 300V 
terminal through MI, the load and M4 to the ground terminal, while charging the 
resonant load. 
• When MI is on and M4 is off (as seen in Figure 21B) current flowed through MI, 
the resonant load and the internal diode of M3. 
• When MI and M4 were on (as seen in Figure 2IC) the process was repeated. 
• The switching frequency of Ml and M3 was equal to the load frequency of 
kHz. 
• The s\vitching frequency of the internal diodes for MI and M3 were about five 
times higher than the load frequency. 
• The s\vitching frequency of M2 and M4 were about five times higher than the 
load frequency 
• The internal diodes of M2 and M4 did not conduct current. 
Figure 21: Positive cycle currents in an H-bridge inverter. Circuit A and C shows the current path 
used to charge the resonant load. Circuit B shows the current path during the commutation 
interval 
The calculations needed to determine the power loss of the inverter circuit became 
reasonably complicated after considering switching, conduction, cross conduction and 
reverse recovery losses. Because of the complexity of switching conditions, a simulation 
programme ORC\D 10, determined power losses in the inverter circuit. 
The simulations results are seen in Figure 22. From these results, we determined the 
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It was determined with further simulations that a large amount of power was wasted 
because of the reverse recovery time of the internal diodes of MOSFETs Ml and M3. 
Other configurations and switching devices were considered. Among these were 
FREDFETs. FREDFETs are MOSFETs with ultra-fast internal diodes. These devices 
would solve the reverse recovery time problem found with the previous circuit. They 
were, however, not selected because of the difficulty of sourcing the devices. An 
alternative was to use of IGBTs. The low frequency demand placed on MOSFETs Ml 
and M3 made IGBTs ideal candidates. The benefit of using IGBTs was that they came 
with higher voltage and current ratings, and ultra fast diodes built into the package. 
MOSFETs M2 and M4 were not replaced as IGBTs were not rated as high frequency 
devices, and would suffer from high switching power losses if subjected to the switching 
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The new circuit shown in Figure 23 was simulated in ORCAD 10 to detennine if the new 
circuit had lower power losses and improved efficiency. 
The simulations results can be seen in Figure 24. From these results it was detennined 
that the inverter efficiency was about 86.14%. 
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Figure 24: ORCAD simulation with switch average power loss. The component calculation is in 
Appendix C3 
The new circuit shown in Figure 23 showed improved efficiency with regard to the 
circuit shown in Figure 17. The circuit shown in Figure 23 was thus used as the inverter 
module for the Class-GD ultrasonic generator. 
Implementation 
Additional time was spent on the design of the inverter circuit to ensure short lead 
lengths and to minimise EMI radiation. The high frequency capacitor eCl) was placed 
close to the switching pairs Zl - M1 and Z2 - M2 to reduce EMI radiation. A 15V zener 
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4.1.4 Power Filter Design 
A demodulation filter removed the high frequency SPWM switching component from 
the full bridge inverter, leaving only the desired output sine waveform across the load. 
The following concept was used as a guide for the designing of the output filter. 
1. The filter needed a constant amplitude and linear phase response within the 
required bandwidth (15 - 50 kHz) . This minimised the distortion level in the load 
[28] . 
2. A passive filter was used to minimise power losses. The resistive element of the 
filter was the main cause of power dissipation and was minimised by careful 
design [28]. 
3. The filter was designed to attenuate the carrier frequency (modulating frequency) 
and its harmonics from the output waveform [28]. 
20uH 
Input 1 o--......J 
R-Load 
Input 2 o--....J 
Figure 25: A balanced two-pole filter was used to reduce the EMI produced by the system [29]. 
The component calculation is in Appendix C4 
The filter responded well to the operating bandwidth of 15 to 50 kHz and provided 
adequate attenuation of the switching frequency of 200 to 400 kHz. 
On 8 1 40t2_~===r========r:::: :----I-----I----T----1 




.. ..... ..................... ......... ............................ . .............. ~ ... -- . -~ .. = .... 
- lOOdS 
-- --- - _ .. - -- .. --- .----» 
-200dS -ao+- ---+------f-- ---t------+-----+------1 
10 0KHz 3 . 0KHz 10K,l z 30K Hz 100KHZ 3 00KH z 1. OMHz rn - P(V2(Rll) m - DB (V2 (R l » 
F:re aue ncv 










Chapter 4 Class-GD ultrasonic generator sub-system design 31 
Implementation 
The value of the capacitors were decreased from 330nF to 100nf. This value was found 
to give both lowest harmonic distortion and best response time. 
4.2 Power Interface Layer Design 
The power interface layer isolated the power layer from the signal layer. This ensured the 
reliable operation of the control circuit by protecting control circuit signals from the 
EMI generated in the power circuit (see Figure 27). 
MicroConIrol1er program 
Figure 27: Power interface layer 





FPGA logic program 
rThe buck regulator driver was used to change the 5V logic switching signal from the 
FPGA into a level shifted 15V signal to determine the switching state of the buck 
regulator MOSFET (see Figure 28). 
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Implementation 
The bootstrap capacitor was increased from 47nF to 100nF. This ensured reliable 
operation of the buck regulator. 
4.2.2 H-Bridge Driver Design 
The H-bridge inverter driver was used to change the SV logic switching signal from the 
FPGA into a level shifted lSV signal to determine the switching states of the inverter 







15V lN6622 lN6622 15V 








The bootstrap capacitors were increased from 47nF to 100nF. This was done to ensure 
reliable operation of the inverter. 
4.2.3 V and I Sensor Design 
A current transformer (CT) was used to measure current flowing to the transducer. The 
CT changed the measured current of 0 to lOA into a voltage of 0 to SV. The voltage was 
measured by the microprocessor via one of the internal analog-to-digital modules, where 
the 0 to SV value is changed into an 8-bit digital value. A voltage transformer (PT) 
measured the voltage across the transducer. The PT changed the 0 to 220V measured 
across the load to 0 to SV. This voltage was measured by a second analog-to-digital 



















Figure 30: Current transformer and voltage transformer. The schematic of the CT is shown in A 
and the CT is shown in B. The schematic of the PT is shown in C and a cross sectional view is 
shown in D. The component calculation is in Appendix C7 
Implementation 
No problems were encountered with the voltage transformer, but the current 
transformer needed additional fine-tuning to calibrate the output voltage range. 
4.3 Signal Layer Design 
Signal conditioning and control were performed in the signal layer. Signal conditioning 
was performed by the V-Peak, I-Peak, V-Zero and I-Zero, where the voltage or current 
was changed to a signal type used by the microcontroller and FPGA, where the signal 
type to the microcontroller was 0 to SV analog and the signal type to the FPGA was SV 
digitaL Control was performed by the comparator and the voltage-controlled oscillator 
(VCO). The comparator compared a 0 to SV analog signal from the power layer with a 0 
to SV analog signal from the Microcontroller and drove the FPGA with a SV digital 
signaL The VCO accepted an analog signal from the microcontroller and controlled the 
FPGA with a SV digital signal (see Figure 31). 
Microcontroller program FPGA logic program 
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4.3.1 Voltage and Current Signal Conditioning 
'The voltage and current zero crossing detector was employed in the phase lock loop 
(PLL) control technique, as discussed in Chapter 4.5.5. The voltage and current peak 
detector was used in the admittance locking control technique, as discussed in Chapter 





Figure 32: Voltage and current peak and Zero crossing detection circuit. The transducer voltage or 
current is entered at the input of this circuit. The PLL uses the zero crossing detector signal at 
IN=Zero and the admittance locking control technique uses the peak detector signal at IN_Peak. 
The component calculation is in Appendix C8 
4.3.2 Voltage Comparator 
The voltage comparator compared the feedback signal from the power layer with the 
preset signal from the microcontroller, and drove the FPGA. This circuit formed an 




Preset • ~-.----~:/ 
>-----*-----<l Error 
Figure 33: DC Bus-voltage comparator. The feedback signal from the buck regulator is compared 
with the preset signal from the microcontroller, and drives the buck regulator control program in 
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4.3.3 Voltage Controlled Oscillator 
The voltage-controlled oscillator (VCO) controlled the global clock frequency of the 
FPGA. A micro controller changed the voltage at the "Freq con" input of the VCO 
resulting in a change in frequency at the "Freq OUT' output of the VCO. This circuit 




Freq con \,--+-----r---I VCO in VCO out f----o Freq OUT 
INH C1a C1b R1 
20k 
Figure 34: Voltage controlled oscillator. The component calculation is in Appendix C10 
Implementation 
Problems were encountered with this circuit. The VCO was unable to deliver the 4 to 6 
MHz for which it was designed. The cause of the problem was bad PCB design. The 
PCB had long and wide tracks which added capacitance to Cl, resulting in a lower VCO 
output frequency. There were two possible solutions: to re-design and re-populate the 
PCB, or to decrease the value of Cl and find the closest value of Cl to make the circuit 
work. The second option was selected. 
4.4 Control Layer Design 
The control layer consists of two reprogrammable controllers. The microcontroller 
determined the function of this device and method of operation. The FPGA performed 
most of the high-speed functions the microcontroller could not, and was used for power 
control and wave shaping. The controller type was selected based on the target market. 
The project was designed for University of Technology students, interested in ultrasonics 
and their control. The PIC micro controller was the preferred microcontroller at the Cape 











Chapter 4 Class-GD ultrasonic generator sub-system design 36 
The functions of the microcontroller were to: 
1. Inform the user by means of a 2x16 LCD display 
2. Accept commands from the user by means of five buttons 
3. Communicate with a personal computer (PC) via a RS232 port 
4. Control the transducer output power by controlling the DC bus voltage 
5. Control the transducer frequency by controlling the VCO 
6. Setting the frequency range of the ultrasonic generator 
7. Drive the ultrasonic transducer according to a pre-programmed control topology 
8. Perform pre-programmed functions 
The functions of the FPGA were to: 
1. Generate a sinusoidal pulse width modulation signal 
2. Drive the H-Bridge inverter 
3. Drive the buck regulator 
4. Phase detection Oead/lag) 
5. Fault detection and shutdown 
Microcontroller 
MicroconIrOIler program FPGA logic program 
Figwe 35: Control Layer 
In Figure 36 it may be seen how the microcontroller and the FPGA were connected to 
the circuit. The microcontroller (pIC16F876) drove an LCD display used to display a 
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Information could be logged and stored on a personal computer by means of the RS232 
port. The ultrasonic generator could also be controlled by means of the RS232 port. The 
ultrasonic generator was improved by means of firmware updates progranuned through 
the RS232 port. 
Ibe rnicrocontroller sent the frequency range serially to the FPGA Vla the FREQ 
RANGE DATA and FREQ RANGE CLK lines. The rnicrocontroller was able to 
measure the transducer frequency by means of the FREQ MEASURE line and 
determine if the transducer current was leading or lagging the transducer voltage, by 
means of the LEAD/LAG line. 
The rnicrocontroller could control the FPGA global clock frequency and ultimately the 
transducer frequency by changing the voltage to the VCO. 
A sinusoidal waveform was applied to the ultrasonic transducer by the FPGA driving the 
H-Bridge inverter using a SPWM signal. 
Power was controlled to the ultrasonic transducer by monitoring the voltage to the H-
bridge inverter. The voltage was controlled by the buck regulator, which in turn was 
controlled by the FPGA and indirectly controlled by the rnicrocontroller. 
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4.5 Software Layer Design 
The software layer determined the operation of the Class-GO ultrasonic generator. The 
micro controller selected was a PIC16F876. The software code was written in the PIC 
Basic Pro language and designed in the MicroCode Studio Plus. This software package 
allowed the software designer to perform complicated functions with a single command 
statement as seen in Appendix C13.S. The FPGA software code was written in the 
Graphic mode of the ALTERi\. MAX +plus software. This software allowed the 
software designer to write his programme by using logic symbols and mega-functions as 
seen in Appendix C14. 
The test programme designed for the Class-GD ultrasonic generator gave the generator 
two main modes of operation. The fIrst was manual mode, in which the user was able to 
control the voltage and frequency to the transducer by means of a menu-driven display 
and fIve push buttons. In this mode, the user was able monitor the transducer peak 
voltage, peak current, real frequency and VA. 
Auto mode was a second mode of operation. The user had the option of selecting 
between three control techniques: peak admittance locking, triangle sweep frequency 
mode, and saw-tooth sweep frequency mode. Each control mode required the user to 
preset the bus voltage. The device then performed a scan to determine optimal frequency 
and frequency range for that specifIc transducer and load. During the scan data was sent 
to a PC via the RS232 port to generate a current versus frequency plot. The resonant 
frequency was displayed and the user given an opportunity to begin the process. The 
process began and the peak admittance automatically tracked according to a selected 
topology. The current and frequency was displayed on the LCD, and then sent to the PC 
for later analysis. The user had an opportunity to stop the process at any time. 
4.5.1 DC Bus-voltage Control 
The DC bus voltage referred to the voltage between the buck regulator and the H-Bridge 
inverter. By controlling the amplitude of the voltage to the inverter, one effectively 
controlled the amplitude of the AC sine wave of the inverter. This change in voltage 
across the transducer resulted in a form of power control for the transducer. Below in 
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The bus voltage was controlled in two ways. In auto mode the voltage set point was 
automatically controlled by the micro controller according to pre-programmed function 
(power control). In manual mode the user was able to set the bus voltage in one volt 











Layer Microcontrolier program 
Figure 37: DC Bus-voltage control path 
FPGA logic program 
Figure 38 is a simplified circuit showing the operation of the buck regulator the 
microcontroller set the required output voltage (Vsetp). The comparator (COMP) then 
compared the set point voltage from the micro controller with the actual output voltage 
by means of the feedback circuit (FB). The error signal from the comparator was sent to 
the bang-bang controller in the FPGA. The bang-bang controller consisted of a clock 
signal (±75kHz) to determine the period of the PWM signal, an AND gate and RS flip-
flop. If the output voltage was too low and a clock signal received, the RS flip-flop would 
be set on. This in turn placed the MOSFET of the buck regulator in an "on" state. If the 
output voltage exceeds the set point voltage the RS flip-flop reset off and in turn placed 
the MOSFET in an "off' state. The MOSFET chopped the input voltage (300V), and 
the diode, inductor and capacitor filtered the chopped voltage waveform, leaving a near 
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Figure 38: SIMCAD simulation of the Buck regulator. The output voltage (Vout) is determined by 
the voltage set by the microcontroUer. The feedback voltage (Vfb) is compared to the set point 
voltage (Vsetp) and the error signal from the comparator controllers the buck regulator program in 
the FPGA 
The change in MOSFET duty cycle 01 g) can be clearly seen in Figure 38 above. One will 
also notice the MOSFET switched off when the feedback voltage 01fb) exceeded the set 
point voltage 01 setp). 
4.5.2 Frequency Control 
To drive the transducer at optimal frequency a form of frequency control was required. 
The transducer frequency was determined by the operating frequency of the H-bridge 
inverter, in turn controlled by the SPWM signal generated by the FPGA. 
The SPWM signal from the FPGA was controlled by two parameters set either by the 
microcontroller or by the user. The first is the frequency range. This parameter was set 
by serially shifting a 3-bit binary value from the microcontroller to the FPGA These 
frequency ranges were used to improve the frequency resolution of the ultrasonic 
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Frequency Range Minimum frequency Centre frequency Maximum frequency 
0(000) OFF OFF OFF 
1 (001) 16 kHz 20kHz 24 kHz 
2 (010) 21 kHz 26 kHz 31 kHz 
3 (011) 25 kHz 31 kHz 37 kHz 
4 (100) 29 kHz 36 kHz 43 kHz 
5 (101) 33 kHz 42 kHz 50 kHz 
Table 6: FPGA frequency ranges 
A second parameter was the frequency within the range. The micro controller or user 
changed an 8-bit value in a hardware PWM port of the micro controller. This controlled 
the voltage to the voltage-controlled oscillator (VCO) and in turn the frequency of the 
global clock of the FPGA and the SPWM signal. Below in Figure 39 can be seen the 











Layer Microcontrolier program 
Figure 39: Frequency control path 
FPGA logic program 
4.5.3 Digital Sinusoidal Pulse-width Modulation (SPWM) control 
Two conventional SPWM options were available. The first was an analog modulation 
technique where a sinusoidal control signal is compared with a repetitive switching-
frequency triangle waveform in order to generate the switching signals. The second 
option, a digital modulation technique, utilizes a lookup table to generate the sinusoidal 
switching signal [22]. 
The main advantages of a digital approach over analog are: 
• Lower sensitivity to changes in temperature, supply voltage fluctuations and aging 
of components [22]. 
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A novel digital open loop sinusoidal pulse-width modulation technique was developed 
for this project. This bipolar technique utilises a beat frequency technique. This was 
achieved by XORing two digital square waves with different frequencies. The resultant 
frequency was equal to the difference between the two frequencies. 
In Figure 40 may be seen a SIMCAD simulation for the novel bipolar digital sinusoidal 
pulse width modulation technique. Two signals are used to generate the 50Hz digital 
SPWM signal, a 300 Hz, 50% duty cycle and a 350 Hz, 50% duty cycle. The XOR gate 
extracted the SPWM waveform from these signals, and with the help of a NOT gate we 
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Figure 40 Digital bipolar SPWM circuit with load voltage waveform and FFT of the load voltage 
In Figure 41 may be seen a SIMCAD simulation for the novel unipolar digital sinusoidal 
pulse width modulation technique. Three signals are used to generate the 50Hz digital 
SPWM signal: 300Hz, 350Hz and 400Hz. Three XOR gates extracted the SPWM 










Chapter 4 Class-GD ultrasonic generator sub-system design 43 




100..00 --- --,- -- - .. ---,-- --.-- .. - .. - . .. . --- _ . .. -._-" . . '- rTr---,r,-,'- --- , ... ----------------- . . . - - ---- -
oro -- .- .. -T-- .-
-100.00 . • _ . ••.• ___ ___ ____ . ,. _ . -+-_. . _ .- - '- -
oro 10.00 20 .00 Tim. (ms) 30.00 40.00 
VL 
l00 .00 r-----------~------------~------------~------------~----------~ 
FFT i 
I 
50.00 _. _._ • .• _ •• ' _' ____ ___ ... __ __ ___ ' __ '_' __ • . ___ _ _ 
···-1 
I 
2.00 4.00 Frt:Quency(KHz) 15 .00 0.00 10.00 
Figure 41: Digital unipolar SPWM circuit with load voltage waveform and FFT of the load voltage 
The digital unipolar SPWM technique was used for this project as it generated less 
harmonic distortion after the output ftlter attenuated the switching frequency. 
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4.5.4 Implementing Auto Transducer Frequency Detect 
Each ultrasonic transducer has its own optimal operating frequency as seen in Appendix 
B 1. This optimal transducer frequency showed a tendency to move when subjected to a 
load as seen in Appendix B2 and B3. 
The Class-GD ultrasonic generator was designed with predetermined frequency ranges 
and required an auto-transducer frequency detection sub-routine in the ultrasonic 
generator programme to determine at which frequency range the transducer operated. 
T'his subroutine was used during fault fmding to determine the presence of an ultrasonic 
transducer, and the condition or health of the ultrasonic transducer. During that sub-
routine it was also possible to determine if the output leads of the transducer were 
shorted, leading to system shutdown and fault indication. 
The complete transducer auto detect subroutine may be seen in Appendix C13.1 and 
C13.S line 766. 
Initialises scan system 
• Set scan voltage and reset frequency 
• Switch system on 
1 
y 
Is scan complete 
IN 
• Increase transducer frequency 
• ,vfeasure current at new frequency and store the new current value. 
i N 
Is new current> than the old current =-
Iy 
Y Store new transducer frequency 
• 
• Switch system off 
• Set stored frequency as transducers resonant frequency 
• Inform user that scan is complete and show frequency on LCD 
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4.5.5 Implementing phase-lock loop control 
The transducer delivered the most power to the load when in series resonant mode. To 
determine if the transducer was at resonance, the voltage and current were monitored to 
check if they were in phase, and thus at resonance. The output frequency was determined 
by the microcontroller frequency range and set point. 
In turn the FPGA generated the digital SPWM signal and drove the H-bridge inverter 
supplying the ultrasonic generator with a sinusoidal wave. The ultrasonic transducer then 
drew a current with some magnitude and phase with respect to the voltage; the V-Zero 
and I-Zero detected the zero crossing of the voltage and current. The FPGA determined 
if the current was leading or lagging the voltage before sending a high or a low to the 
microcontroller. The microcontroller then increased or decreased the frequency, while 
maintaining the phase around the lead/lag point at resonance. 
The phase-lock loop control technique was abandoned after it was discovered that the 
current transformer added an additional phase shift in the current, making it impossible 
to perform phase lock loop control. This problem might have been solved with a new 
current transformer. A second and more serious problem encountered was that the 
voltage and current waveforms became less than ideal when the transducer was not at 
resonance. Multiple zero voltage and current transitions were detected when the 
transducer was off resonance. This was caused by harmonic distortion in the voltage and 











Layer Microcontroller program 
Figure 44: Phase-lock loop control path 
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4.5.6 Implementing Admittance Locking Control 
The transducer delivered most power to the load when in series resonant mode or at the 
point of peak admittance. To determine if the transducer was at peak admittance, voltage 
was kept constant and current was monitored. The I-Peak detected the peak current 
value and supplied the microcontroller with peak current value. The microcontroller then 
increased and decreased the frequency while maintaining the voltage constant and 











Layer Microcontroller program 
Figure 45: Admittance locking control path 
FPGA logic program 
Below in Figure 46 may be seen the basic operation of the admittance locking control 
technique. 
1. The microcontroller increased the frequency and compared the new current with 
the current at ft. When the new current was lower, 
2. The microcontroller decreased the frequency and compared the new current with 
the current at ft. If the new current was lower, 
3. The frequency was increased to its original frequency. 
4. The system tracked peak admittance by staying at the new current and restarting 
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fc Frequency 
Figure 46: Admittance locking control technique will test left and right of fe to determine if the 
admittance has moved. The veo voltage controls the frequency; 50ms is used for the peak 
detection and lOOms is used to deliver power to the load at its optimal frequency 
47 
The complete admittance locking subroutine can be seen in Appendix C13.2 and C13.5 
line 507. 
Initialises admittance locking system 
• Inform user of selected mode on LCD 
• User presets operating voltage 
• Transducer auto detect subroutine runs and system powers down 
• Display transducer resonant frequency and wait for start button 
N 
Is start button pushed 
y 
Power up system 
• Measure current atJc and store value 
• Increase frequency by 3 and measure current at new frequency 
y 
N 
Decrease frequency by 6 and measure current at new frequency 
y 
N 
Return ofJc by increasing the frequency by 3 
Display new resonant frequency on LCD 
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4.5.7 Implementing the frequency modulation technique 
Two sweep frequency modulation techniques were investigated for this project. 
In Figure 48 may be seen the basic operation of the saw-tooth locking control technique. 
1. The microcontroller decreased the frequency to five frequency set points below 
the centre frequency fc as detected by the transducer auto-detect scan sub-routine. 
2. The micro controller increased the frequency and compared the new current with 
the previous current value and stored the highest value; performed 10 times. 
3. The micro controller then decreased the frequency to five frequency set points 
below the new peak admittance value then went to step two. 
2 
fc Frequency 
Figure 48: Saw-tooth locking control technique showing the frequency sweep and repetition 
period 
The saw-tooth locking control sub-routine may be found in Appendix C13.3 as a 
flowchart and the microprocessor code examined in Appendix C13.S line 574. 
In Figure 49 is shown the basic operation of the triangle locking control technique. 
1. The micro controller decreased the frequency to five frequency set points below 
the centre frequency fc as detected by the transducer auto detect scan sub-routine. 
2. The microcontroller increased the frequency and compared the new current with 
the previous current, value before storing the highest value; performed 10 times. 
3. The micro controller then slowly decreased the frequency to five frequency set 
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fc Frequency 
Figure 49: Triangle locking control technique showing the frequency sweep and repetition period 
The triangle locking control subroutine can be found in Appendix C13.4 as a flowchart 
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Chapter 5 
Experimental Evaluation 
This chapter concentrates on evaluating the performance of the Class-GD ultrasonic 
generator. Although the topology was simulated and is theoretically known to work, 
there were problems with practical implementation, such as reverse recovery time of the 
diodes in the IGBTs in the H-bridge inverter and the stability and effectiveness of the 
different control topologies. Performance characteristics looked at in detail were the 
system efficiency, auto detection of transducer peak admittance and the performance of 
the various control topologies for different load conditions. 
5.1 General System Performance 
Table 7 shown the various tests performed on the Class-GD ultrasonic generator. These 
were performed for two different load types and varying load conditions. The first load 
was a single transducer; a second load condition was a four transducer array with four 
different optimal operating frequencies. 
Test Graph Description 
General admittance il~ While keeping the voltage constant frequency sweep and increase the frequency in steps. Record A UTO detect the current at each frequency step. 
Frequency 
Admittance, i~ 
Perform the standard admittance 
frequency shift with 
frequency sweep at different voltage 
. . (power) levels and monitor the 
a illcrease ill power 
admittance peak shift. Frequency 




Monitor the admittance peak shift 
and Triangle locking, tracing capabilities of the three control 
frequency shift with topologies with a change in load 
power Frequency conditions. 
Admittance, SAW O~ 
.;~ ~ 
and Triangle locking " •. '1.' .,~~". ><;f:<*' Evaluate the effectiveness of the three 
power transfer 
control topologies under investigation. 
5% 20% 50% 
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5.1.1 General System Efficiency 
The efficiency of the Class-GD generator was measured by connecting the system to a 
resistive load of known resistance and driving the load at varying power levels. The input 
power was measured as seen below in Figure 50. An analog power meter measured the 
AC power to the Class-GD ultrasonic generator. A power analyser and digital scope 
measured power to the resistive load. The computer was connected to the Class-GD 
ultrasonic generator communication port to monitor system status. 
e- Analog Class-GD Power Resistive power meter r- generator - analyzer - load 




Figure 50: The setup used to measure system efficiency 
The efficiency was measured by following procedure: 
1. The load was selected and connected to the Class-GD generator. 
2. The input and output power were measured and recorded in a table (as seen in 
Appendix Bl) at varying voltage set points and loads. 
3. The percentage efficiency was calculated by dividing the input power into output 
power. The result was multiplied by 100 to achieve a percentage. 
The low efficiency at low power was because of the power requirements of the control 
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Figure 51: Percentage efficiency versus output power at various loads 
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5.1.2 General Frequency Scan Results 
The output frequency was determined by two variables in the micro controller. The first 
was the frequency range, a second the frequency set point. In Figure 52 may be seen the 
transducer frequency versus the PIC microcontroller frequency set point for two of the 
five frequency ranges. 
From Figure 52 the following observations were made and changes implemented: 
Observations: 
1. The change in output frequency was reasonably linear between the PIC frequency 
set points of 100 and 200. 
2. There was a adequate amount of transducer frequency overlap between both 
ranges with limited PIC frequency set point span of 100 and 200. 
Changes implemented: 
1. The PIC frequency set point range was limited to between 0 to 200 10 the 
software. 
2. If the Class-GD ultrasonic generator was run in AUTO mode, the device 
selected a frequency range for a particular transducer where the normal operating 
frequency was about in the middle of the frequency range. 
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Figure 52: Transducer frequency versus PIC frequency set point 
A frequency scan was performed to discover if the Class-GD ultrasonic generator would 
be able to determine peak admittance of a particular transducer load. The data in Figure 
53 was acquired by connecting the Class-GD ultrasonic generator to the load and 
instructing it to perform a scan, while capturing the information on a PC via the serial 
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From the results in Figure 53 the following observations were made: 
1. A peak current amplitude of 8.65A was measured at 23.71kHz for the single 
ultrasonic transducer as seen in Appendix B2. The peak was easy to track as it 
moved because of the "sharpness" of the peak. One frequency step to either side 
of the peak constituted a ±40Hz change in transducer frequency and a minimum 
amplitude change of about 568mA. 
2. For the multiple transducer array a peak current of 6.61A was measured at 
26.01 kHz as seen in Appendix B2. The peak tracking for the multiple transducer 
array was less accurate when compared to the tracking for the single transducer. 
For a single ultrasonic transducer there was one optimal frequency but for a 
ultrasonic transducer array there was myriad optimal frequency. Each ultrasonic 
transducer in the array had its own optimal frequency, each frequency moving 





'" 6.00 t: 
'" u 5.00 
~ 4.00 
::J 
"' 3.00 .. 




\ / \ 
\ J \ 
~~ "" ~ --"'---.. -'" 
~- '"' -0.00 
20 21 22 23 24 25 26 27 28 29 30 31 32 
Transducer frequency (kHz) 
Figure 53: Adminance scan for a single and multiple transducer array 
A low power Class-GD scan was compared with the real admittance plot for ultrasonic 
transducer and load. The Hewlett Packard 4192A LF impedance analyser was used to 
measure real admittance. The results may be seen in Figure 54. From the results it was 
seen the current scan from the Class-GD generator closely resembled the actual 
admittance plot of the transducer. The admittance and current peaks were at slightly 
different frequencies because of the optimal transducer frequency shift that occurred at 
different power levels. The impedance analyser used tiny signals to determine admittance 
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Figure 54: Class-GD scan versus HP impedance analyser 
5.1.3 General Admittance Locking Control Techniques Results 
54 
Three parameters were important for admittance lock. The first was system stability: did 
the system lock to the peak admittance and remain locked to the peak admittance with a 
change in load? A second important parameter was response time: how fast did the 
system respond to a change in load? A third parameter was time at optimal frequency: 
the more time spent at optimal frequency the more effective the system. 
From Figure 46 it may be observed the response time for the admittance locking control 
topology was 150ms and that 67% of the time was spent at peak admittance. This control 
technique appeared better suited for a single ultrasonic transducer system as it needed 
only to lock to one optimal frequency. 
Figure 48 Shows that the response time for the saw-tooth locking topology was 155ms 
and that about 10% of the time was spent at peak admittance. This control technique was 
better suited for an ultrasonic transducer array system as it needed to deliver power at 
more than one optimal frequency. 
Figure 49 Shows that the response time for the triangle locking topology was 260ms and 
that about 10% of the time was spent at peak admittance. This control technique was 
better suited for an ultrasonic transducer array system as it needed to deliver power at 
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5.2 Single Ultrasonic Transducer Performance Tests 
For the single ultrasonic transducer performance test the arrangement used may be seen 
in Figure 55. An ultrasonic transducer was connected to a titanium horn. The tip of the 
horn was then submerged in Weisslers solution (iodine solution) where the 
discolouration of the solution would be proportional to power transfer [30]. 
+ 
Figure 55: The signal transducer arrangement 
Test procedures: 
/'" Back Mass 
{ Piezoelectric 
elements 
For frequency scan results - the tip of the horn was left at a fixed depth. 
For admittance locking results - the tip of the horn was placed at two depths. 
For power transfer results - a quantitative determination of iodine release was used. 
The iodine solution [30] 
1. 16.6g Kl, potassium iodide 
2. O.lg (NH4)6Mo024.4H20, ammonium heptamolybdate 
3. 1L H 20 
4. The chemicals were mixed with minimum stirring and heating. 
5. The solution was stored in a cool dark place and used as rapidly as possible. 
The procedure of the test 
1. The solution was kept at low temperature and the experiments performed rapidly. 
2. Before the topology test was performed, one millilitre of solution was decanted 
into a cuvette to provide a same age reference. 
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4. After exposure, one millilitre was decanted into a cuvette and temporarily stored 
in a cool dark place. 
5. The process of exposing the iodine solution to cavitation was repeated for each 
voltage set point and topology as in Appendix B9. 
6. Absorbance was measured at 352nm using a JENWA Y 6300 spectrophotometer. 
7. This information was then tabulated in an Excel spreadsheet as in Appendix B9. 
What happens to the solution? 
Free radicals formed in the iodine solution during the cavitation process. The free 
radicals oxidized the r- to 12, By using the JENWA Y spectrophotometer at a wavelength 
of 352nm we determined the amount of 12 present in the solution. This in tum was used 
to determine the quantity of free radicals present in the solution [30]. The 
spectrophotometer was used to measure the absorbance, later used in a comparative 
study as seen in Appendix B9. 
5.2.1 Single Transducer Scan Results 
From the information in Figure 56 and Appendix B3 it was observed with an increase in 
voltage set point there was an increase in transducer current. Also observed are current 
peak shifts in the frequency range with an increase in voltage set point. The increase in 
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Figure 56: Single transducer scan results 
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The current peak shifted from 23.87kHz at voltage set point 20 to 23.71kHz at voltage 
set point 80 as seen in Table 8. These results coincided with the results obtained by Alex 
Green, a former UeT MSc student, who demonstrated the frequency shift in admittance 
with an increase in power [31]. 
Voltage set point Frequency Current 
20V 23.87 kHz 2.8M 
40V 23.82 kHz 4.67A 
60Y 23.82 kHz 6.32A 
80Y 23.71 kHz 8.65A 
Table 8: Frequency shift WIth a Increase in voltage set POInt for a single transducer 
5.2.2 Single Transducer Admittance Locking Results 
The admittance locking result is seen in Figure 57. The load was changed at time step 20. 
As the load changed, the admittance locking system responded to the change and locked 
to the new resonant frequency. At time step 55 the load was returned to this original 
value and the system responded by locking to the new resonant frequency. The system 
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Time steps (160ms) 
Figure 57: Single transducer admittance locking results. At time step 20 the load was changed, the 
system responded to the change in one time step of 150ms by reducing the frequency by 110Hz or 
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5.2.3 Single Transducer Saw-tooth Locking Results 
The saw-tooth locking result is seen in Figure 58. The load was changed at time step 20. 
As the load changes the saw-tooth locking system responded to the change and locked to 
the new resonant frequency. At time step 55 the load returned to the original value and 
the system responded by locking to the new resonant frequency. Frequency lock was 
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Figure 58: Single transducer saw-tooth locking results. At time step 20 the load was changed, the 
system responded to the change in one time step of 155ms by reducing the frequency by 40Hz or 
one frequency set point. At time step 55 the load was returned to the original value 
5.2.4 Single Transducer Triangle Locking Results 
The triangle locking result can be seen in Figure 59. The load was changed at time step 
22. As the load changed the admittance locking system responded to the change and 
locked to the new resonant frequency. At time step 40 the load was returned to the 
original value and the system responded by locking to the new resonant frequency. The 
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Figure 59: Single transducer triangle wave locking results. At time step 22 the load was changed, 
the system responded to the change in one time step of 260ms by reducing the frequency by 80Hz 
or two frequency set points. At time step 40 the load was returned to the original value 
5.2.5 Single Transducer Power Transfer Results 
From the results in Figure 60 it may be observed the manual mode (fixed frequency) 
performed worst. This was because of a reduction in transducer effectiveness as the 
transducer's resonant frequency shifted further from the set frequency with increase in 
power. The peak admittance locking performed best across the entire voltage range. The 
triangle and saw-tooth topologies performed better than the manual mode, but were 
unable to compete with peak admittance locking mode. Because of swept frequency only 
a fraction of the time was spent at the transducer resonant frequency. 
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5.3 Transducer Array Performance Tests 
For the multi-ultrasonic transducer performance test, the arrangement may be seen in 
Figure 61. Four ultrasonic transducers were connected to a cavitation bath and the bath 
partially filled with water. 
G) Front Mass 
@ Piezoelectric elements 
® BackMass 
@ Load 
\ Side view 
/ Bottom view 
Figure 61: The multi-transducer array setup showing the four transducers arrangement (No scale) 
For the frequency scan results - the water in the bath was kept at a fixed level. 
For the power transfer results - two factors were considered. One to determine the 
amount of power delivered by each ultrasonic transducer, to establish if there was equal 
load sharing between the ultrasonic transducers, another a test to determine the power 
transfer at different power levels. 
The iodine solution determined only the power transfer test, not the power distribution 
in the cavitation bath; the aluminium destruction test was able to determine both 
measurements. A sheet of heavyweight aluminium foil was placed in the bath and used to 
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5.3.1 Transducer Array Scan Results 
From the information in Appendix B4 and as seen in Figure 62, it was surmised with an 
increase in voltage set point there was an increase in transducer array current. It may also 
be observed the current peak shifts in the frequency range under an increased voltage set 
point. 
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The current peak shifted from 26.14kHz at voltage set point 40 to 25.87kHz at voltage 
set point 160 as seen in Table 9. 
Voltage set point Frequency Current 
40V 26.14 kHz 3.58A 
80V 26.01 kHz 6.61A 
120V 26.01 kHz 9.15A 
160V 25.87 kHz 11.67 A 
Table 9 Frequency shift WIth a rncrease In voltage set pornt for a transducer array 
5.3.2 Transducer Array Power Transfer Results 
For this test a circular piece of heavyweight aluminium foil was placed at the bottom of 
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Figure 63: Aluminium foil showing destruction pattern. The dark area represents areas of 
destruction 
62 
The peak admittance locking control technique performed best of the three control 
topologies as seen in Figure 64. The reduced performance of the saw-tooth (SAW) and 
triangle wave (TRJ) control techniques were because of the applied sweep frequency 
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Figure 64: Transducer array power transfer results 
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Chapter 6 
Conclusions and Recommendations 
6.1 Conclusions 
63 
A study was made in the field of ultrasound and the uses of ultrasound to prepare the 
reader for the research described in this document (Chapter 2). The document describes 
the design of the Class-GD ultrasonic generator prototype. It argued that this device 
provided a more efficient solution compared to linear amplifier solutions, and greater 
flexibility compared to existing switch mode solutions (Chapter 3). The design, 
implementation and testing of a working Glass-GD ultrasonic generator utilizing a 
software platform is shown. It explains how various software control topologies were 
designed, implemented and tested on the Glass-GD ultrasonic generator (Chapter 4, 5). 
Experimental results highlighted several practical construction problems, but never the 
less, demonstrated an efficient system with a highly adaptable control sub-system. 
Further attention to the voltage and current feedback circuit design in order to improve 
the performance to acceptable levels was suggested. 
The use of a structured software layer approach, a microcontroller for control topology 
implementation and an FPGA as a power controller proved invaluable especially for 
testing new control topologies. The microcontroller made it possible to design, 
implement, test and fine-tune a new control topology in a matter of minutes with a 
negligible cost of implementation. The FPGA provided the opportunity to test various 
PWM switching techniques and power control techniques through simple software 
design. This software layer thus avoided many costly and time-consuming pitfalls 
especially in the development of new hardware. 
The use of a hybrid H-bridge inverter with MOSFETs and IGBTs (with ultra-fast diodes) 
showed greater efficiency compared to the established H -bridge configurations \\lith only 
one switch type. The open-loop digital beat-frequency SPWM technique was shown to 
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The CIass-GD ultrasonic generator successfully detected the optimum operating 
frequency of a single ultrasonic transducer by means of a peak current detection process 
and successfully pinpointed the series resonant frequency of the transducer. The 
implementation of the PLL control topology was unsuccessful. The cause of the failure 
was found to be the current transformer design as it added a phase shift in the measured 
current. This added phase shift in the current made accurate phase detection impossible. 
The admittance locking control technique proved a great success and led to a successful 
design, implementation and testing of peak admittance locking, monotonically swept 
frequency and frequency modulation control techniques. 
Table 10 compared two commercially available products with the Class-GD ultrasonic 
generator. The CIass-GD ultrasonic generator provided better efficiency, upgrade ability, 
energy density and mass density than the AG 1006 LF linear ultrasonic generator. The 
AG1006 LF, however provided a better operating bandwidth. The Class-GD ultrasonic 
generator provided better operating bandwidth, upgradeability, energy density and mass 
density than the MSG.1200.0W switch mode ultrasonic generator. The MSG.1200.0W, 
however, provided better efficiency. The Class-GD ultrasonic generator performed 
generally well as it achieved goals set out in the beginning of this document, to have 
better efficiency than linear ultrasonic and greater control flexibility than existing switch 
mode ultrasonic generators. 
AG 1006 LF (19) 
Less than 50% 
--"''------...., 
25kHz - 10,\fHz 
300W 
Yes(tnanufacturer onI ' 
~~ _______ ~ __ +-__ _ ____ ~+-_ .... ~ ________ ~~-~ L ..... ~~_~~~ 
44006 
Mass to ower ratio 0.04 0.003 
Table 10: Ultrasonic generator comparison 
The success of this project lies in the user-friendliness of the control layer and the 
software layer. This was proved when two students Brevin Claassen [32] and Gregory 
Payne [33] successfully designed, implemented and tested their own control topologies 
under my guidance. Gregory Payne with guidance from Dr Lynn Brown and myself 
showed how the Class-GD ultrasonic generator could be used to perform 
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at a success rate of 61.9% [33], compared to previous work where only 10% of the 
microcapsules produced were smaller than 186flm [34]. 
6.2 Recommendations 
From the present research, the following recommendations are made for development: 
• An improved phase detector circuit for the use in phase lock loop control. 
• The PIC micro controller is in use at the Cape Peninsula University of 
Technology (CPUT) as a standard. This led to the use of a PIC microcontroller in 
the Class-GD ultrasonic generator to make development easier for students. A 
more powerful micro controller, or DSP, is recommended for this project to 
maximise system performance and capability. 
• A larger FPGA is also recommended. Ibis will give a designer greater freedom to 
be creative, without worrying about counting logic-cells. 
• The voltage and current feedback circuits need redesigning to give the Class-GD 
ultrasonic generator a greater frequency bandwidth. The Class-GD ultrasonic 
generator has a potential to generate a sine wave from a fraction of 1Hz up to 
about 100kHz, and a square wave up to about l.\;lHz, with some modifications. 
• An electrically isolated RS232 port is recommended; with an improved system 
the use of USB should be considered. 
• True transducer power measurement needs to be developed for the Class-GD 
ultrasonic generator. 
• This project has great potential as it permits a university student to develop and 
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Appendix A - Schematic Diagrams 
A 1 Control circuit schematic diagram 
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Appendix B - Experimental results 
B 1 System efficiency 
B2 Scan results 
B3 Single Transducer scan results 
B4 Transducer Array scan results 
B5 Admittance locking control techniques results 
B6 Single transducer admittance locking results 
B7 Single transducer saw tooth locking results 
B8 Single transducer triangle locking results 
B9 Single Transducer power transfer results 
B 10 Transducer array Admittance locking power transfer results 
B 11 Transducer array Saw tooth locking power transfer results 
B12 Transducer array Triangle locking power transfer results 
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At a load of 390.0 
·/oEft" Vsetp Pin Pout -I.Eft" 
24.7 20 10 2.72 27.2 
43.8 40 16 7.46 46.6 
59.8 60 24 13.7 57 
685 80 30 21.3 71 
73.6 100 39 28.7 73.5 
77.7 120 48 38.2 79.5 
79.8 140 59 47.7 80.8 
81.6 160 71 58.9 82.9 
83.6 180 82 69.7 85 
84.6 200 98 81.8 83.4 
84.3 220 112 93.6 83.5 
83.6 240 124 106 85.4 
At a load of 13O.Q 
°/.Eft" Vsetp Pin Pout %Eft" 
24.5 20 14 4.95 35.3 
50.4 40 24 13.9 57.9 
63.3 60 36 24.5 68 
73.4 80 48 36.4 75.8 
77.3 100 64 51.1 79.8 
79.4 120 83 67.4 81.2 
80.8 140 104 86.1 82.7 
84.5 160 125 106 84.8 
84.5 180 150 128 85.3 
85.4 200 172 146 84.8 
85.9 220 200 169 84.5 





100 150 200 250 
Voltage set point 
- 520 OHM 
- 390 OHM 
- 260 OHM 
- 130 OHM 
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26.2 0.38 0.65 0.80 
26.24 0.39 0.65 0.82 
26.28 039 0.65 0.83 
- - ~ 
- l\ 
--""" I l\ l\ 
~ ~ 
22 23 24 25 




























































































0.77 1.10 1.40 
0.78 1.07 1.39 
0.78 1.10 1.41 
0.77 1.08 1.41 
0.77 1.07 1.41 
0.77 1.09 1.40 
0.77 1.09 1.41 
0.77 1.10 1.39 
0.78 1.08 1.39 
0.78 1.07 1.40 
0.77 1.10 1.38 
0.77 1.08 1.39 
0.77 1.09 1.39 
0.77 1.07 1.39 
0.78 1.08 1.38 
0.77 1.07 1.38 
0.78 1.08 1.37 
0.78 1.08 1.38 
0.78 1.08 1.38 
0.77 1.08 1.38 
0.76 1.07 1.39 
0.77 1.08 1.38 
0.77 1.06 1.39 
0.76 1.08 1.38 
0.76 1.07 1.38 
0.77 1.07 1.37 
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6.13 8.96 11.67 29.56 1.79 3.38 5.06 6.56 
6.28 9.07 11.43 29.6 1.80 3.40 5.07 6.58 
6.45 9.11 11.52 29.64 1.83 3.45 5.08 6.59 
6.61 9.15 11.23 29.68 1.84 3.47 5.10 6.62 
6.59 9.05 10.91 29.72 1.84 3.50 5.16 6.57 
6.53 9.02 11.25 29.77 1.83 3.55 5.26 6.67 
6.43 8.83 10.91 29.82 1.83 3.57 5.1 7 6. 79 
6.32 8.53 10.80 29.85 1.80 3.47 5.08 6.68 
6.08 8.33 10.84 29.89 1.77 3.38 4.94 6.55 
5.83 8.03 10.47 29.94 1.71 3.36 4.91 6.47 
5.78 7.56 10.35 29.98 1.71 3.36 4.93 6.36 
5.40 7.67 10.24 30 1.74 3.43 4.99 6.38 
5.05 7.21 10.15 30.04 1.78 3.39 5.01 6.34 
4.85 6.93 9.55 30.08 1.77 3.45 5.04 6.46 
4.43 7.09 9.44 30.13 1.79 3.52 5.12 6.47 
4.28 6.45 9.22 30.17 1.86 3.56 5.17 6.49 
4.11 6.54 8.88 30.21 1.86 3.57 5.12 6.52 
4.02 6.67 8.68 30.25 1.84 3.55 5.10 6.52 
3.84 5.74 8.11 30.29 1.81 3.56 5.06 6.60 
3.84 5.66 7.73 30.34 1.82 3.56 5.12 6.66 
3.74 5.59 7.53 30.38 1.85 3.56 5.14 6.70 
3.72 5.40 7.38 30.42 1.84 3.58 5.20 6.75 
3.70 5.13 7.06 30.47 1.86 3.64 5.27 6.79 
3.55 5.31 6.98 30.51 1.87 3.67 5.34 6.93 
3.42 4.94 6.62 30.54 1.89 3.72 5.40 7.02 
3.31 4.85 6.34 30.59 1.93 3.75 5.46 7.09 
3.24 4.93 6.33 30.63 1.93 3.79 5.52 7.13 
3.13 4.67 6.09 30.68 1.91 3.80 5.52 7.16 
2.98 4.44 6.00 30.72 1.95 3.76 5.54 7.16 
14.00 ,..- ----------------., 
12.00 +------:-------------~ 
<" ;: 10.00 +-----F---'l,---------------J 
c: 




:: 4. 00 "k::::::::::::::;;~----:::~"""--"-==--_=::::::;::::::::;;=;;;.-~=t 
:IE 
2.00 r ........ ~.L--~~::::=:;:;:;:;;;= ....... --__j 
0.00 +----,-------,,--------,-----,----' 
23.5 25.5 27.5 29.5 31.5 

































3.75 5.46 7.33 
3.76 5.41 7.31 
3.76 5.44 7.33 
3.79 5.44 7.31 
3.77 5.46 7.36 
3.76 5.46 7.31 
3.79 5.47 7.29 
3.80 5.61 7.32 
3.77 5.60 7.30 
380 5.59 7.29 
3.79 5.61 7.28 
3.79 5.60 7.28 
3.81 5.58 7.31 
3.81 5.59 7.27 
3.85 5.60 7.25 
3.85 5.60 7.27 
3.85 5.59 7.24 
3.89 5.59 7.27 
3.90 5.55 7.26 
3.86 5.56 7.23 
3.88 5.60 7.24 
3.86 5.58 7.26 
3.90 5.55 7.23 
3.88 5.55 7.26 
3.91 556 7.24 
3.89 5.54 7.21 
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Saw tooth admittance locking 
Frequency 
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3.19 23.82 2.45 23.71 23.71 
3.21 23.82 2.48 23.71 23.71 
3.15 23.82 2.42 23.71 23.71 
3.16 23.82 2.34 23.71 23.71 
3.19 23.82 2.28 23.71 23.82 
3.18 23.82 2.29 23.71 I 3.70 23.82 
3.17 23.82 2.36 23.71 I 3.63 23.82 
3.20 23.82 2.34 23.71 3.63 23.82 
3.21 23.82 2.31 23.71 3.65 23.82 
3.17 23.82 2.27 23.71 3.63 23.82 
3.19 23.82 2.28 23.71 3.64 23.82 
3.19 23.82 2.31 23.71 3.63 23.82 
3.18 23.82 2.39 23.71 3.65 23.82 




23.82 2.32 23.71 
23.82 2.32 23.71 
23.71 2.38 23.71 3.61 23.82 • 
23.71 2.35 23.71 3.64 23.82 
23.71 2.43 23.71 3.58 23.82 
23.71 2.34 23.71 3.58 23.82 
23.71 2.39 23.71 3.61 23.82 
1 4 7 10 13 16 19 22 25 28 31 34 37 40 43 46 49 52 55 58 61 64 67 70 73 
Time steps (150ms) 
... 2364 ~+--r..,.._ 
1 4 7 10 13 16 19 22 25 28 31 34 37 40 43 46 49 52 55 58 61 64 67 70 73 
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5.29 23.87 5.02 
5.46 5.19 23.87 5.03 
5.47 5.30 23.87 5.19 23.91 
5.48 5.25 23.87 5.19 23.91 
5.43 23.91 5.21 23.87 5.40 23.91 
5.47 23.91 5.19 23.87 5.38 23.91 
5.53 23.91 5.23 23.87 5.39 23.91 
5.46 23.91 5.18 23.87 5.45 23.91 
5.46 23.91 5.20 23.87 5.37 23.91 
5.49 23.91 5.28 23.87 5.37 23.91 
5.51 23.91 5.24 23.87 5.35 23.91 
5.48 23.91 5.16 23.87 5.40 23.91 
5.50 23.91 5.14 23.87 5.37 23.91 
5.46 23.91 5.26 23.87 5.32 23.91 
5.53 23.91 5.29 23.87 5.43 23.91 
5.54 23.91 5.30 23.87 I 23.91 
5.51 23.91 5.23 23.91 
5.42 23.87 5.08 23.87 • 23.91 
5.32 23.87 5.23 23.87 23.91 
5.12 23.87 5.26 23.87 23.91 
5.25 23.87 5.22 23.87 23.91 
5.31 23.87 5.28 23.87 23.91 
1 4 7 10 13 16 19 22 25 28 31 34 37 40 43 46 49 52 55 58 61 64 67 70 73 













1 4 7 10 13 16 19 22 25 28 31 34 37 40 43 46 49 52 55 58 61 64 67 70 73 
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B8 Single transducer triangle locking results 
5.60 
5.50 
g 5.40 ... 
5.30 c 
~ 5.20 ::I 
'" 5.10 'tIe 5.00 ::I 








~ ... 23.88 .. 
1 3 5 








5.21 23.87 5.48 23.95 
5.06 23.87 5.51 23.95 
5.04 23.87 5.51 23.95 
5.13 23.87 5.50 23.95 
5.17 23.87 5.52 23.95 
5.24 23.87 ! 5.55 23.95 
5.21 23.87 5.48 23.95 
5.17 23.87 5.48 23.95 
5.18 23.87 5.55 23.95 
5.05 23.87 i 5.51 23.95 
5.13 23.87 5.48 23.95 
5.21 23.87 5.51 23.95 
5.08 23.87 5.51 23.95 
5.13 23.87 5.50 23.95 
5.21 23.87 5.51 23.95 
5.09 23.87 5.51 23.95 
5.03 23.87 5.52 23.95 
5.22 23.87 5.51 23.95 
5.31 23.87 5.47 23.95 
11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 
Time steps (2ooms) 
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 4345 47 49 51 53 55 57 59 61 
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B9 Single Transducer power transfer results 
Volt set 
'Ii .J;;,. Admittance mode 
'voti'setpoint· In~ilt po.w~t; 
20\T 10\'V O.OSl 
40\' 44W 0.172 
60\' 56W 0.126 60\' 79W 0.25S 
SO\T 6SW O.lSS SO\T 124W 0.33S 
Saw tooth mode·· 
Volt&et Volt set 
60\' 56W 0.229 
so\' 94W 0.291 so\' 96W 0.293 
1~r-------~~~~~~~=-~~~~------------------------~~ 
DJ -t""'.....,...-.....,........,... ......... 
1rn-t""'--------------~--~~------~~~~----~--~~ 
I 00+-----... 




30 ~ 50 






.~ 0.25 +---:-~ 




30 ~ 50 
Vokage set point 
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Bl0 Transducer array Admittance locking power transfer results 
\' oltage set point = 20Y 
Resonant frequency = 26.14 kHz 
Input Power = 6W 
% Destruction = 0% 
Y oltage set point = SOY 
Resonant frequency = 26.15 kHz 
Input Power = 56\1' 
% Destruction = 0.55% 
.... ..... ". ,  . 
•  ... . )-
".-- ... • . . . '(,Ii 
Yoltage set point = 140\T 
Resonant frequency = 26.5 kHz 
Input Power = 140W 
% Destruction = 6.54% 
Y oltage set point = 40Y 
Resonant frequency = 26.00 kHz 
Input Power = ISW 




. . • ... 
Y oltage set point = 100\' 
Resonant frequency = 26.11 kHz 
Input Power = SOW 
% Destruction = 1.27% 
-. 
• J. '. ~. ' . . , 1.:, 
Yoltage set point = 160\T 
Resonant frequency = 26.29 kHz 
Input Power = IS0W 
% Destruction = S.S% 
Y oltage set point = 60Y 
Resonant frequency = 25.S4 kHz 
Input Power = 32W 
% Destruction = 0.22% 
~. 
Yoltage set point = 120Y 
Resonant frequency = 25.96 kHz 
Input Power = 104W 





• • "f 
.~ 
Y oltage set point = IS0Y 
Resonant frequency = 24.69 kHz 
Input Power = 220W 
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B11 Transducer array Saw tooth locking power transfer results 
Y oltage set point = 20Y 
Resonant frequency = 25.42 kHz 
Input Power = 10W 
% Destruction = 0% 
Voltage set point = 80Y 
Resonant frequency = 24.24 kHz 
Input Power = 48W 




• 11 } . . 
~ 
\T oltage set point = 140Y 
Resonant frequency = 24.52 kHz 
Input Power = 140W 
% Destruction = 2.48% 
Yoltage set point = 40Y 
Resonant frequency = 25.42 kHz 
Input Power = 16W 
% Destruction = 0% 
Yoltage set point = 100\T 
Resonant frequency = 24.39 kHz 
Input Power = 66W 
% Destruction = 0.13% 
.-, 
~ 
• • i.-" ." . , , • 
" .,... 
Yoltage set point = 160\T 
Resonant frequency = 24.55 kHz 
Input Power = 180W 
% Destruction = 4.05% 
\T oltage set point = 60V 
Resonant frequency = 24.31 kHz 
Input Power = 32W 






\T oltage set point = 120\T 
Resonant frequency = 24.39 kHz 
Input Power = 100W 
% Destruction = 1.64% 
.11,..,. .... · 
Voltage set point = 180Y 
Resonant frequency = 24.93 kHz 
Input Power = 228W 
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B12 Transducer array Triangle locking power transfer results 
V oltage set point = 20\' 
Resonant frequency = 25.76 kHz 
Input Power = 10W 
(~/o Destruction = 0% 
\T oltage set point = 80V 
Resonant frequency = 24.88 kHz 
Input Power = 52W 
'YO Destruction = 0.47% 
• ,. • 
Voltage set point = 140\' 
Resonant frequency = 25.5 kHz 
Input Power = 140W 
% Destruction = 2.96% 
Voltage set point = 40V 
Resonant frequency = 25.6 kHz 
Input Power 20W 
% Destruction 0% 
Voltage set point 100V 
Resonant frequency = 24.98 kHz 
Input Power 76W 
% Destruction = 0.65% 
4t " . 
# • 
Voltage set point 160\' 
Resonant frequency 25.5 kHz 
Input Power 180W 
% Destruction = 5.28% 
Voltage set point 60V 
Resonant frequency 24.88 kHz 
Input Power 32W 
% Destruction 0.02% 
.-p. 
,; 
~ • .. . . . ,. ... 
\T oltage set point 120V 
Resonant frequency 25.2 kHz 
Input Power 106W 
% Destruction = 1.99% 
-_ .... 
Voltage set point IS0V 
Resonant frequency 25.13 kHz 
Input Power = 230W 
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40 60 80 100 120 140 160 180 
VOltage sut point 
12 
10 







20 40 60 80 100 120 140 160 180 
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Appendix C - Detailed design 
C1 Power layer Rectifier and filter 
C1.1 Power switch (SW1) 
C1.2 Input fuse eF1) 
C1.3 Input rectifier (DB1) 
Cl.4 Filter capacitors (Cl) 
C1.5 Capacitor charging circuit 
Cl.6 Relay RLl 
C2 Power layer Buck regulator and filter 
C2.1 Input filter capacitors (Cl) 
C2.2 Switching MOSFET (Ml) 
C2.3 MOSFET Heatsink selection 
C2.4 Filter Inductor (Ll) 
C2.6 Diode Dl 
C3 Power layer - H-Bridge Inverter 
C3.1 S,-v1tching component selection 
C4 Power layer - Power filter 
C5 Power interface layer - Buck regulator driver 
CS.l Selection of the bootstrap capacitor (Cl) 
C6 Power interface layer - H-Bridge driver 
C7 Power interface layer - V and I Sensor 
C8 Signal layer Voltage and current signal conditioning 
C9 Signal layer Voltage Comparator 
C9.1 R2 and C1 selection 
C10 Signal layer - Voltage controlled oscillator 
Cl1 Control layer - Microcontroller 
C12 Control layer FPGA 
C13 Software layer - Microcontroller program 
C13.1 Transducer auto detect scan flowchart 
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C13.3 Saw-tooth locking flowchart 
C13.4 Triangle locking flowchart 
C13.5 Micro program 
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Cl Power layer - Rectifier and filter 
Ct.l Power switch (SWl) 
Worst-case input power is determent by dividing the maximum output power 1000W by the 
lowest expected efficiency of 80 %. 
p. = Po / '1 
P, :::: 1000 W / 0.8 








RO 0 0 
The minimum input voltage is determined by the following formula: 
Vimin(220) ( V,(22") x 0.85 x --.j2) - 2Vj' 
Vimin(220) = ( 220 V x 0.85 x --.j2) - ( 2 x 1 V) 
Vimin(220) - 262.46 V 
1\!inimum possible direct input mltage with 220 \' line 
Nominal direct input mltage with 220 \' line 
Forward n,ltage drop 
The average input current 1S calculated 
minimum input voltage. 
ItA V(220) = PI / Virnin(220) 
I iW(22l)) = 1250 W / 262.46 V 
I.!\V(22l)) = 4.76 A 
Mean com'ertcr input current with line 22(l V 
Input Power 
Minimum possible direct input mhage with 220 Y line 
A 250V, SA switch was selected. 





dividing the maXlffium input power by the 
li:\\' (220) 476 A 
Pi 1250 \Xl 















C1.2 Input fuse (F1) 
4.76 A 
Mean com'crtcr input curn;nt with line 220 \' 
A 250V, SA slow-blow fuse was selected. 





li.\\,(220) ~ 4.76 .\ 
Selecting the input rectifier DBl will depend on the following three factors: 
1. \Vorking peak reverse voltage 
2. Average rectifier forward current 
3. Operating junction temperature 
The peak reverse voltage is determined by multiplying the nominal line voltage by 2.83. 
V rm ~ 2.83 x Vi (221l) 
V rm ~ 2.83 x 220 V 
V rm ~ 622.6 V 
Peak repctitiyc reyerse yoltage 
Nominal direct input yoltagc with 220 \' line 
\' = ~ 622.6 \' 
Vi(220) ~ 220 \' 
The average rectifier forward current is equal to the ""',P1"~I('tP input current. 
I,AV(2211) 4.76 A 
~!ean conn'r!cr input current with line 220 V 
PI) 4.76Ax1.1V 
PD 5.236 \Xl 
Power dissipated in diode 
Mean com'crter input current with line 220 \' 
Diode forward yohage drop 
Ii" \,(220) ~ 4.76 .\ 
PI) ~ 5.236 W 
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Operating junction temperature 
,1 Tj = PD X R,hJC 
ATj 5.236 W x 15 °C/W 
,1Tj 78.54°C 
J unction temperature rise 
Power dissipated in diode 
The:rmal rcsi~tance of junction to ca~c 
An 800 V, 6A bridge rectifier was selected. 






= 78.54 O( 
5.236 W 
15 °C/W 
Cl is determined for worst-case conditions, that being low efficiency and low input voltage. 
The maximum peak-to-peak ripple voltage of the output filter must not exceed 5% of the 
nominal input voltage. 
V mom(22()) = .,,)2 x V.(220) 
Vinom(220) = .,,)2 x 220 V 
Vmom (22<1) = 311 V 
Nominal direct input mirage 
Nominal direct input mIrage with 220 \' tine 
\ T - V pop - tnom(220) X r 
Vpp - 311 V X 0.05 
Vpp 15.55 V 
Ripple voltage. peak-to-peak value 
Nominal direct input mIrage 
Percentage ripple 
Yinom(220)= 311 
Vi(220) = 220 
















-----...... --( GND : 
The following fonnula is used to calculate the filter capacitor. 
Ce (lu\v(1211l/ Vpp) x (T / 2) 
Ce :::: (4.76 A / 15.55 V) x (10 ms / 2) 
Co:::: 1530tJ.F 
E [fecth'c capacitance 
Mean converter input current with line 220 V 
Ripple yoltage, peak-to-peak nlue 






'" 1530 Ill' 
= 4.76 ;\ 
= 15.55 \' 
10 ms 
Underestimating the RMS current in the filter capacitor can lead to the destruction of this 
component. This is due to the heat generated in this component due to the fR losses in the 
capacitor. 
I erm, I,AV(ll11) V (0.5k2fl) + k2fi - 2) 
lerm, - 4.76 A V (0.5 X 4.62 + 1.52 2) 
Ie"", :::: 15.66 A 
,\Iremaring current loading of capacitor 
Mean conn,rter input current with line 220 V 
Diode wrrent form factor 
Com'crtcr input current form factor 





CLl' is an electrolytic capacitors (400 V. three 470llF and one 220uF) 
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Cl.5 Capacitor charging circuit 
Rc is determined for worst-case conditions, that being Peak supply voltage and fully 
discharged capacitor. 
Rc = Vmom(22H) / I,A V(2211) 
Rc 311V /4.76A 
Rc = 65.340 
Capacitor charge resistor 
Nominal direct input mlta!,,,, 
Rc 6534 Q 
Mean com'crter input current with line 220 V 
An 1000, 5\\1 resistor was selected. 
Cl.6 Relay RLl 
Vinom(220)= 311 
ILW(220) 4.76 
Selection of Relay RL1 depended on the follovving two factors: 
4. Maximum possible input voltage 
5. Average current 
V mom(21I)) --J2 x V,(22tl) 
Vmom(2ZI)) ---J2 x 220 V 
V,nom(2211) = 311 V 
"ominal direct input "oltage 
Nominal direct input mltage with 220 V line 
Yinom(220)= 311 
Yi(220) = 220 
The average Relay current is equal to the average input current. 
I(J\V(22(J) = 4.76 A 
Mean converter input current with line 220 \' Ii.W(220) = 4.76 
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C2 Power layer - Buck regulator and filter 
C2.t Input filter capacitors (Ct) 
The capacitor C1 was designed in Appendix C1.4 




Selecting the input rectifier ~1isfit's will depend on the follo\Vi.ng three factors: 
6. Maximum possible input voltage 
7. Average MOSFET current 
V'flOID(220) = "';2 x V;(220) 
V'flom(120) "';2 x 220 V 
V'flom(:;2t1) = 311 V 
Nominal direct input "oltagc 





The average MOSFET current is equal to the average rectifier forward current. 
= 4.76 A 
1>!can conycrter input current with line 220 V Ii.W(220) 4.76 .\ 
The IRFP460 was selected for this project. 
C2.3 MOSFET Heatsink selection 
I'Dmax 4.76 A x 1.4 
1'Dmax = 6.664 A 
True maximum drain current 6.664 ;\ 
















P rrc 0.27 Q x 6.6642 A X 0.9 
PTr< = 10.79 W 
Conduction loss 
()n-statc resistance 
True maximum drain current 
Maximum duty cyclc 
PTrS(on) = 1/6 X 311 V X 6.664 A X 81 ns X 100 kHz 
PTrs(on) == 2.798 \V 
Tum-onlo:>s 
Maximum possible input mltage 
Tru~ maximum drain current 
Rise time 
Maximum switching freguency 
PTrs(off) == 1/6 X Vim" X I'Dm" X tf X fs 
Prrs(off) 1/6 X 311 V X 6.664 A X 65 ns X 100 kHz 
PTn(oft) == 2.245 \V 
Tum-off loss 
Maximum possible input yoltage 
True maximum drain current 
Rise time 
Switching frequency 
P 10.79 W + 2.798W + 2.245 W Tr(to') 
Prr(tot) = 15.833 \V 























= 10.79 W 
= 0.27 Q 
6.664 ;\ 
0.9 
= 2.79H W 




= 2.245 W 




= lS.H33 W 
= 10.79 W 
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~hca :::; (( 125°C 55°C) j 15.833 W) - 0.5 °CjW 
R thca :::; 3.92 °CjW 
Thermal resistance of healsink 
1\!aximum junction temperamrc 
Maximum ambient temperature 
Total MOSFET loss 
Thermal resistance, junction (0 case 
C2.4 Filter Inductor (Ll) 
IL(>lg) = P o(max) j V o(mtn)) 
1.25kW j 120V 
10.42A 
:\ ,-crage inductor current 
Maximum output power 
l\.linimum output ,ultage at full power 
lp-p lout x r 
= 10.42A X 0.01 
= 104.2mA 
Ripple current. peak-to-peak ,alue 
,\ rcrage inductor current 
Percentage ripple 
L1 (Vi(.Yg) X OT(m,n) (1 OT(mm))) j (fx Ip-p) 
Inductor ,alue 
(300V X (0.4)(1 0.4)) j (60kHz X 104.2mA) 
11.52mH 
.heragc input yoltage 
1\linimum duty cycle at full po\'Tr 
i\finimum con",:rtcr operating frequency 






















= 0,5 °C/W 
1O,4Z A 
1.25 kW 
= lZ0 \' 
= 104.2 rnA 





















GNQ )-_--'---______ L-__ L---(' 
C2.S Filter Capacitor (C2) 
V -v p-p ' O(a\g) X r 
= 120V x 0.01 
1.2Vp-p 
Ripple "oltage, peak-to-peak yalue 
1\ ,'crage output "ollage 
Percentage ripple 




= (300V X (OA)(1 - 0.4» / (8 X 11.52mH x (60kHz)2 X 1.2Vp-p) 
= 180nF 
Capacitor "alue 
Average input yoltage 
\\inimum duty cycle at full power 
Inductor "alue 
Minimum com'erter operating [rc'luener 
Ripple voltage, peak-ro-pcak value 
C2.6 Diode Dl 
I D1 (a\g) = (Toff /1') x Io(ayg) 
- 0.6 x 10.42A 
6.252A 
;h-eragc diode current 
Off dut)' cycle 
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Pre-selection of MOSFETs and IGBTs depended on the following three factors: 
8. Maximum possible input voltage 
9. Average MOSFET current 
10. Availability of components 
Vmom(220) = ...JZ x V I (220) 
V,oom(22o) ...J2 x 220 V 
Vmom(2211) - 311 V 
Nominal direct input yolrage 
Nominal direct input "oltage with 220 Y line 
Il)max PI / V uTItn(11I1) 
Il)ma, = 1100 W / 120 V 
IDmax = 9.17 A 
:>.Iaximum drain current 
Input power 
Minimum possible direct input voltage witb 120 Y line 
Selected MOSFETs IRFP460, SOOV. 20A 
Yinom(220)= 311 \' 
Y Vi(220) 220 
IDmn 9.17 A 
Pimax =1100 W 
Vimin(220) = 120 \' 
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ORCAD results of output voltage and current waveforms 
3unu 
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C4 Power layer - Power filter 
'"~1:: L/2 
Input 2 
First, we need to determine the size of output resistance. 
Rout = 01 RMS)2 / Pou 
Rout = 110V2 / 1kW 
Rout = 12.1Q 
104 
\V'here: 
Next we determine the minimum inductor (L) value assuming that the roll-off frequency (fc) 
is at 50kHz. \V'here: 
L = RLoad / (2 x PI x fJ 
L = 12.1 / (2 x 3.14 x 50000) 
L = 38.52uH 
N ow to determine the impedance at the switching frequency of 250 kHz. 
XL = 2 x PI x (;\X x L 
XL = 2 x 3.14 x 250 kHz x 38.52f1H 
XL = 60.51Q 
\Vere: 
From this we can see that the switching frequency impedance is 5 times the load impedance, 
meaning that no significant power is lost at the switching frequency. 
Lastly we need to determine values for C 1 and C2 
Cl = C2 = (L/2) / (4 x (R/2)"x f) 
C1 = C2 = 19.26f1H / ( 4 x (6.05/ X (0.707)") 
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The design is partially based on the information obtained in the data sheet of the 
MOSFET driver in use, the IR2117 [35]. Optimization of the design was achieved by the 
additional information obtained in the International Rectifier application note AN978a 
[36]. 
CS.l Selection of the bootstrap capacitor (Cl) 
C 2: (2 (2Qg + «(Iybs(max)/ t)+QI$ + «Icbs(lcak)/ t))/ (Vcc-V r VI~<;-V t>!iJ 
C 2: (2(2 x 120nC+«(240w\.)/90kHz)+5nC+«O)/90kIlz»»/ (lSV-O.SV-3V-OV) 
C 2: (2(240nC+ 2.67nC+SnC+OnC)/( 11.5V) 
C 2: 495.34nC/l1.SV 
C 2: 43.07nF 
Gate charge of high side FET 
Quiescent current for the high ,ide driver circuitry 
Frequency of operation 
Lcycl shift charge required per cycle 
Supply yoltage 
l'orward ,."ltagc drop across the bootstrap diode 
\' oltagc drop across the low side FET or load 
Selected a 100nF. 3SV capacitor 
Selected C2 as a lOuF. 3SV electrolytic capacitor 
Selected D 1 and D2 as 1 N 6622 
Selected Zl and Z2 as a 15V, 2S0mW 
Rl was selected at 22Q, 250mW 
(~ 
V, 







The function of R2 is to keep the bootstrap capacitor charged at high s",itch duty cycle 
values. 
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C6 Power interface layer - H -Bridge driver 
06 15V 
5V JVdd 5V 
Vb Vb 
TL HIN - - HIN TR 
;;0 Vs Vs ;;0 
SO so ~ ~ SO so 
..... LO LO .... 




The design is based on the information obtained in the data sheet of the MOSFET driver 
in use, the IR2113 [37]. 
A 100nF capacitor was selected as bootstrap capacitors: C1, C2, C3 and C4 
The 11\:6622 diode was selected as discharges diodes Dl, D2, D3 and D4 
The IN6622 diode was selected for DS and D6 
The IRGP20B60PD was selected as IGBTs for Ml and M3 
The IRFP460 was selected as MOSFETs for M2 and M4 
A 22Q, 2S0mW resistor was selected for Rl and R2 
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C7 Power interface layer - V and I Sensor 
(A) (B) (C) (0) 
C7.1 Current Transformer 
Current transformer (eI) 
Core type TN 20/10/7 
Core material 3E5 
Number of primary turns 1 Turns 
Parallel primary conductors 1 
Primary conductor gage A WG #25 
Number of secondary turns 100 Turns 
Parallel secondary conductors 1 
Secondary conductor gage A WG #25 
Burden resistor 100Q 
C7.2 Voltage Transformer 
The voltage transformer needs to step 300V peak to 5V peak. The burden on the 
transformer was selected at 1 W. Tbis transformer is used for voltage measurements only 




Number of primary turns 
Parallel primary conductors 
Primary conductor gage 
Number of secondary turns 
Parallel secondary conductors -
Secondary conductor gage 
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CS Signal layer - Voltage and current signal conditioning 
R1 
INPUT' 






The comparator used for the zero crossing detector was the LM193 and the design of the 
zero crossing detector is based of the design found in the datasheet of this device [38]. 
The capacitor Cl was selected at InF 
The 1 N 6622 diode was selected for D 1 
The input resistor Rl was a 100k~2, 250mW resistor. 
A lkQ resistor was selected as a pull-up resistor for R2 
CS.2 Peak detector 
The comparator used for the peak detector was the LM193. 
Capacitor C2 was selected at lOnF 
The 1 N 6622 diode was selected for D2 
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C9 Signal layer - Voltage Comparator 
R1 
Feedback o-'J\I\I'\r-...-:---, 5V 
R3 
Preset ":'-\/(~r-~---lr'>--<l---<> Error 
The design is partially based on the information obtained in the data sheet of the 
comparator in use, the LM193 [38], The fllter design used to change the PWM signal (at 
the Preset) from the microcontroller to an analog signal was obtained from Microchip 
application note AN538 [39]. 
C9.1 R2 and Cl selection 
The PWM port of the PIC operates at 10 kHz, this frequency was selected in the 
microcontroller program. 
The -3 dB point was chosen at 1 kHz. From the application note the following formula 
was obtained: RC - 1/(2 x TC x f). A value for Cl was selected at O.luF and this resulted 
in R2 being equal to 1591Q, a 1.5 kQ resistor was selected. 
R2 = 1.5 kQ 














Preset .,....r\/\I\,--.-:---L:r ;>---<1-----0 Error 
C9.2 R1, R3 and P1 selection 
The maximum feedback voltage is equal to the maximum voltage from the Buck 
regulator. 
Vioom(22(l) - "';2 x vi(22\)) 
V'tlom(22<1) "';2 x 220 V 
V,nom(2211) 311 V 
>-lominal direct input \'oltage 
Nominal direct input "oltage with 220 V line 
Yinom(220)= 311 
Yi(220) = 22(J 
The maximum voltage across PI is equal to the maximum voltage from the Preset, which 
is equal to 5 V. The remainder of the voltage will be across Rl. This results in a 
maximum voltage across R1 being equal to 306 V. The maximum power dissipated in 
potentiometer P1 must not exceed 50 mW. The current thru R1 and P1 is determined by 
the formula: Current (power dissipated in P1) / (Voltage across P1). The current is 
calculated at 10 rnA. From this we can determine the values of R1 and P1 by simply 
dividing the voltage across the resistor by the current thru the resistor. The following 
components were selected: 
R1 == 33 kQ 
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CI0 Signal1ayer - Voltage controlled oscillator 
5V 
IC1 




The Voltage controlled oscillator design was based on the information obtained in the 
74HC4046A Data sheet [25]. 
VCO frequency with extra offset 






0.8 V lIZVcc 
Pre-selected values: 
fmin 4MHz fo = 5MHz fmax = 6MHz 
- Determine R1 C1 product - 3 X 10-6 
Selection ofRl, R2 and C1. 
From datasheet Fig.31. Page 30 
Calculate - foff = (, - 1.6fl. 5MI-Iz - 1.6MHz - 3.4MHz 
From datasheet Fig.30. Page 29 
From datasheet Fig.30. Page 29 
Calculate 
- Determine R2 
- Determine C1 













Appendix C Detailed design 112 
Cl1 Control layer - Microcontroller 
The Microcontroller used in the project was the PIC16F876 [40]. This device was 
selected on the following criteria: 
1. Availability 
2. Flash programmable 
3. 28 pins required for this project 
4. 2 Hardware Pulse width modulation ports 
5. Analog ports 
6. RS232 capabilities 
The pin out of the PIC16F876 can be seen below. The pin functions allocation was 
based on the follo\\twg parameters: 
1. Manufacturers specifications with regards to pre-assigned pins, 
2. PCB layout and 
3. PIC Basic requirements 
MCLR_ 
Pot Input (ANO)_ 
Voltaga Input(AN1) _ 
LeadULaglnput{~)_ 
Current Input (ANS)_ 
Frequency input (RA4)_ 




Freq range clock (RCO)_ 
Volt selpoint (CCP2)_ 
VCO(CCP1)_ 






- Back button (RB7) 
- Button B (RBS) 
- Button A (R.B6) 
_ start button (R84) 
_ LCD Data bit (RB3) 
_ LCD Data bit (RB2) 
_ LCD Data bit (RB1) 





_ LCD Enable bit (RCS) 
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C12 Control layer - FPGA 
The FPGA used in the project was the EPM7064SLC44-10 [41]. The criteria for 
selecting this device were as follows: 
4. 1he project required 51 Logic cells 
5. The operation speed is 6 i\fHz 
6. The system voltage is 5 V 




















C U R 
L E H 














G G G C 
H H H L 












2 1 44 43 42 41 40 







R R I R e U R R R R B 
E E e E H C U E E E R 
S s 3 S D C H S S S E E E E E E 
R R 0 R l R R R 
U U U E U U U 
E E E D E E E 
0 D 0 0 D D 
Shareable 
LCs Ex anders % Utilized 












N.e. No Connect. This pin has no internal connection to the device. 
vee Dedicated power pin, which MUST be connected to vee. 
GND Dedicated ground pin or unused dedicated input, which MUST be GND. 
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C13 Software layer - MicrocontrolIer program 
C13.1 Transducer auto detect scan flowchart 
N 
I nitializcs scan system 
• Set scan voltage 
• Buck Reg. ON 
• Inverter ON 
Increasc fre'luen~ 
• !'req = hcq + 1 
• Set frequency on IIPWM 1 
Measure current 
• Take 10 samples and storc u\"cragc ,"alue in C_MSR 
Inform user 
• Send Current and Frequency value on thc RS2.~2 port 
y 
Store new peak 
• :'"kasure real frequency and store value in F_i\ISR 
• Store resonant freyuency 
• Store resonant lTcuucmcv range 
• Store new current value in Temp for next scan 
• Inform user of new values on LCD 
Prepare for next rWfe 
• !'req = () 
• Increase frequency range by 1 
Increase I'rcqucncy range 
• Serially Shift new range to the FPGA 
Scan Complete 
• Switch Buck regulator 01'1' 
• Switch Inverter OFF 
• Set freyucncy the resonant frequency 
• Set frequency range the rcwnant frequency range 
• Inform user of transducer rewnant frequency on LCD 














C13.2 Admittance locking flowchart 
Inform user 
Usc LCD to inform user of selected mode 
I ncrcasc bus YOltage 
Volt = Volt + 1 I+....:y~:::::::-
N 
y 
Transducer auto detect 
• Run scan subroutine at power 
• Display re$onant frequency when scan complete 
y 
Power up system 
Admittance stage 1 
• Measure curn,nt and store ,"alue in '1'1-:1\11'4 
• Increase frequcncy by 3 set-points 
• Measure current at new fre'Jueney 
N 
Admittance stage 2 
• Decrease frc'Jm,ncy by 6 set-points 
• Measure curr(nt at new frequenc" 
Admittance stage 3 
• Return to original resonant frc<..Jucncy by increasing the 
frc<..Jueney by 3 set-points 
Admittance stage 4 
• RS232 out c<:ntre frequency 
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C13.3 Saw-tooth locking flowchart 
Inform user 
Usc I ,CD to inform user of selected mode 
N 
Increase bus voltage 
Volt = \' olt + 1 1<11-"':'1;...' -c:::::: 
N 
N 
Transducer auto detect 
• Run scan subroutine at power 
• Display resonant frequency when scan complete 
y 
Power up system 
• Set start freq (STRIVREQ = FREQ - 5) 
• Set end freq (ENDI'REQ = STRTFREQ + 10) 
• Turn system on 
N 
Saw-tooth stage 2 
Increase STRI'l'REQ and output to VCO 
~!easure current 
y 
New resonant frequency 
• Store new resonant frequency in FREQRES 
• Store resonant current in TEMP4 
Saw-tooth stage 3 
• Set start frequency (STRTI'REQ = FREQRES 5) 
~bus voltage 
-=:>-_'1_'-I~ Volt Volt 1 
N 
y 
• Set end frequency (ENDFREQ = STRTFREQ + 10) 
• RS232 out Ct'ntc<' fr"quency 
• !\felL,ure current and store value in TEl\fP4 
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C13.4 Triangle locking flowchart 
r---~~------~ID~.0-rm--u,-'e-r------------' 
Use LCD to inform user of selected mode 
Decrease bus voltage 




Transducer auto detect 
• Run scan subroutine at power 
• Display resonant frequency when scan complete 
N 
y 
Power up system 
• Set start freq (STRTFREQ = FRF(~ 5) 
• Set end freq (ENDFREQ = STRTFREQ + 10) 
• Tum system on 
Triangle stage 1 
• Measure current and store value in Tl,1'.IP4 
y 
N 
Triangle stage 2 
• Increase STRTFREQ and output to \'CO 
• Measure current 
y 
New resonant fre'luenq 
• Store new resonant frequency in FRl':QRI':S 
• Store resonant current in TEMP4 
Triangle stage 3 
• Set start frequency (STRTFREQ = FREQRES - 5) 
• Set end frequency (ENDliREQ = STRTFREQ + 10) 
• Decrease frequency in steps till STRTFREQ 
• Measure current and store value in TEMP4 
• RS232 out centre frequency 
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C13.5 Micro program 
'************************************************************************************* 
'* Name : ClassGD.BAS Author: Jacqlles Wheeler Date : 9/11/05 * 
'************************************************************************************* 
1. INCLUDE "modedefs.bas" 
2. DEFINE LOADER_USED 1 'Boo/loader 
3. DEFINE ADC_BITS 8 'Set number ~r bits in resttlt 
4. DEFINE ADC_CLOCK 3 'Set clock source (rc = 3) 
5. DEFINE J\DC_SAMPLEUS 50 'Set sampling time in microsecollds 
6. DEFINE CCP1_REG PORTC 'HPWiH 1 pin port 
7. DEFINE CCP1_BIT 2 'HPIf/j"v11 Pin bit 
8. DEFINE CCP2_REG PORTC 'HPWM 2 pin port 
9. DEFINE CCP2_BIT 1 'HPIVM 2 pin bit 
10. DEFINE LCD_DREG PORTB 'Set LCD Dafaport 
11. DEFINE LCD_DBIT 0 'Set starting Data bit (0 or 4) if4-bi! bus 
12. DEFINE LCD_RSREG PORTC 'Set LCD Register Select port 
13. DEFINE LCD_RSBIT 4 'Set LCD Rt;gister Select bit 
14. DEFINE LCD_EREG PORTC 'Set LCD Enable port 
15. DEFINE LCD_EBIT 5 'Set LCD Enable bit 
16. DEFINE LCD_BITS 4 'Set LCD blls size (4 or8 bits) 
17. DEFINE LCD_LINES 2 'Set number of lines on LCD 
18. DEFINE LCD_COMMAND US 2000 'Set command delay time in ttJ 
19. DEFINE LCD_DATAUS 50 'Set data de/qy time in us 
20. DEFINE OSC 20 'Oscillator speed in A1HZ: 20 
21. DEFINE SHIFT_PAUSEUS 100 'S/Olll the clock by an additionallJ 
22. DEFINE HSER_RCSTA 90h 'Set rmiz1e register to receiver (!flabled 
23. DEFINE HSER_TXST"\ 20h 'Set transmit register to transmitter enabled 
24. DEFINE HSER_BAUD 2400 'Set baud rate 
25. RNSTP V AR BIT 'Run / stop bit for safety 
26. \TOLT V AR BYTE 'Voltage set variable (0-250)(1 V 1) 
27. FREQ V AR BYTE 'Freqllency set l'ariable (0-250) 
28. FREQR."IG V AR BYTE 'Frequency ralW set variable (0-3) 
29. FREQRES VAR BYTE 'FrequellCY with highest cttrrent (Resonallt Jrrqllflll)) 
30. FRGRES V AR BYTE 'Freqllency rallge with highest currellt (Resollallt j"l!qllenl)) 
31. STRTFREQ VAR BYTE 'Startfoqlleltcy tlaille 
32. ENDFREQ VAR BYTE 'Elldfreqllency valuc 
33. FR...KT V AR WORD 'Actual measured resollant freqlletll)' 
34. POWER VAR WORD 'Power set variable (01000) 
35. l\L\XP\v'R VAR WORD 'Maximum Powerset variable (0-100) 
36. Y_l\ISR VAR WORD 'Voltage read valuI? 
37. C_l\ISR VAR WORD 'Cumnt read lialtte 
38. F_MSR VAR WORD 'Freqttency read vahle 
39. P _l\ISR VAR WORD 'Powerca/culated valtte 
40. TEl\fPl VAR WORD 'TemporarilY storage space 
41. TEl\fP2 VAR WORD 'TemporarilY storage space 
42. TEl\fP3 VAR WORD 'TemporarilY stort{~e space 
43. TEMP4 VAR WORD 'TemporarilY storage space 
44. TEl\fP5 VAR WORD 'TemporarilY storage space 
45. TEl\fP6 VAR WORD 'TemporarilY storage space 
46. LEADL\G VAR PORTA.2 'Phase Lead/Lag bit 
47. FREQl\f VAR PORTA.4 'Frequency measure bit 
48. BUTSTOP VAR PORTA.5 'Stop blltton 
49. BUTSTRT VAR PORTB.4 'Slmt buttoll 
50. BUT~\ VAR PORTB.5 'Button A 
51. BUTB VAR PORTB.6 'BllttOIl B 
52. BUTBACK VAR PORTB.7 'Bat'k bllttOIl 
53. FREQCLK VAR PORTCO 'Freqllency rallge clock bit 
54. FREQDAT VAR PORTC3 'Freqllency range data bit 
55. \TOLTl\I CON 1 'Voltage measllre bit 
56. CURTM CON 3 '("lIrrent measllre bit 
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58. '====== INITIAUSE SYSTEM 
59. INIT: 'Set port direttion 
60. TRISA = %111111 'AS-Stop but;A4-F meas;A3-V meas;A2-L/ L mens;A1-I meas, 
61. TRISB = %11110000 'IIIIOOOO 
62. TRISC = %10000000 '10000000 
63. ;\DCONI = 4 'PortA. a, PortA. 1, PortA.3 is analogy, Po/1A.2 PortA.S is digital 
64. CLEAR 'Clear all variables and ports 
65. 'Initialise FPGA 
66. FREQRNG = 0 'Setfrequency raftge to :(fro = pwm OFF 
67. HPWM 2,0,HP\XlMF 'Set:(fro bus voltage at 2kHzpwm 
68. HPWM 1,125,HPWJ\1F 'Set VCO to centrefrequency at 2kH'\.pll!m 
69. SHIFTOUT FREQDAT, FREQCLK, 1,[FREQIL'\IG\3] 'Stop pwm in FPGA 
70. 'Inform user of restarl 
71. PAUSE 1000 'Dekty for 1 serond 
72. LCDOUT $FE, 1, "Initializing" 'Clear ,Jhow '1l1itializlllg" 
73. PAUSE 200 'DeiayforO.2 second 
74. LCDOUT $FE, $CO, "****" 
75. PAUSE 200 'Delay/or 0.2 seamd 
76. LCD OUT $FE, $CO, "********" 
77. PAUSE 200 'DelayforO.2 second 
78. LCDOUT $FE, $CO, "****'*******" 
79. PAUSE 200 'DeiayforO.2 second 
80. LCDOUT $FE, $CO, "************HH" 
81. PAUSE 400 'Delt!y for 0.4 secollds 
82. 
'====== START-UP lvlENU ====================================== 
STARTUP: 'Start-up metlu 
















'Buttoll no auto repeat 
PAUSE 300 'Delay for 0.3 sr.·ollds as de-bounce 
IF BUT A = 0 THEN STUPI 'Ij button A 1I0t reset. wait 
IF BUTB = 0 THEN STUP1 'Ijbuttoll B IJOt reset, wait 
IF BUTBACK = 0 THEN STUPI 'Ijbuttoll BACK 1I0t reset, Il'ait 
'Test buttolls 
IF BUTA = 0 THEN M},NUAL 'if buttoll A is pushed, jump to MANUAL MODE 
IF BUTBACK = 0 THEN AUTO '~f BACK button is pushed, jump to AUTO MODE 
GOTO STUP2 Tesl buttons again 
97. '====== AIAIlV PROGRAAI ====================================== 
98. 
99. MANUAL MODE .---- --------------------.---.. ---------------.-----------------------.---------.----------- -------------
100. ,--------------- SELECT 0P110N SET CENIER FREQUENCY ----------------------------------------------
101. :\L:\NU,\L: LCDOUT $FE, 1, " SELECT OPTION " 'Clear ,show" SELECT OPTION " 

















'Buttoll 110 auto repeat 
PAUSE 300 'Delay for 0.3 secollds as de-boun,,!! 
IF BUTA = 0 THEN SMAN 1 'if buttoll A not reset, wait 
IF B UTB = 0 THEN SMAN 1 'Ij button B nol resel. wait 
IF BUTBACK = 0 THEN SrvL\Nl 'Ijbutfoll BACK 1I0t reset, wait 
'Test bltttoNs 
IF BUTB = 0 THEN 'Ij select button pushed, go to set cmtre frequenC) 
GOSUB POFF 'Stop power whm setting cmtrefrequency 
GOSUB SETCF 'Go to set centrefrequem:J 
ENDIF 
IF BUTBACK = 0 THEN MAN2 'I/Fonvard btltton is ptlshed,jllmp to menu 2 
IF BUTSTOP = 0 THEN '~f.rtop btlttof! pushed, then 
GOSUB POFF 'Stop power 
GOTO MANUAL 'I/stopped, redisplay original 
ENDIF 
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119. 
120. ,------------ . SELECT OPTION SET VOLTAGE -----------------------------------------.---------------------------
121. MAK2: LCDOUT $FE, 1, If SELECT OPTION " 'Clear ,show" SELECT OPTION" 
122. LCDOUT $FE, $CO, "« SET VOLT »" 'Malle cursor to beginning o/sf<YJnd line ,show 
123. SMAN2: 'Button no auto repeat 
124. PAUSE 300 'DeiayforO.3 Jeconds as de-bounce 
125. IF BUTA = 0 THEN SMAN2 'if btllton A not reset, wait 
126. IF BUTB 0 THEN SM.A).J2 'If button B not reset, wait 
127. IF BUTBACK = 0 THEN SMAN2 'If button BACK not reset, wait 
128. SSl\L-\N2: 'rut buttons 
129. IF BUTA 0 THEN l\L\NUAL 'IfBmk btltton is pushed,jump fa menu 1 
130. IF BUTB = 0 THEN 'If select button ptlShed, /;0 to set poltage 
131. GOSUB SETV 'Go to set SETV 
132. ENDIF 
133. IF BUTBACK 0 THEN MA\)3 '{/Forward button is pushed, jump to meml 3 
134. IF BUTSTOP 0 THEN 'Ifstop btlfton pushed, 
135. GOSUB POFF 'Stop power 
136. GOTO MAN2 'If stopped, redisplay original 
137. ENDIF 
























SELECT OPTION - SET FREQUENCY --------------------------------------------------------------
LCD OUT $FE, 1, " SELECT OPTION " 'Clear ,show" SELECT OPTION " 
LCDOUT $FE, $CO, "« SET FREQ »" 'Move timor to beginning o/secolld line ,show 
'Button no auto repeat 
PAUSE 300 'Delqy for 0.3 seconds as de-bounce 
IF BUTA = 0 THEN SMAN3 'Ifbuttoll A Ilot reset, wait 
IF BUTB 0 THEN SMAN3 '{(buttoll B not reset, wail 
IF BUTB.-\CK = 0 THEN SMAN3 'Ifbuttoll BACK not reset, wait 
Test buttons 
IF BUTA = 0 THEN MAN2 'If Back button is puslml,jump to menu 2 
IF BUTB = 0 THEN '1.( select button pushed, go to setftr;queltCJ 
GOSUB SETF 'Go to Jet SETF 
ENDIF 
IF BUTBACK = 0 THEN MAN4 'If Forward bulton is pushed,jump to me!lu4 
IF BUTSTOP = 0 THEN 'Ifstop button pushed, then 
GOSUB POFF 'Stop power 
GOTO l\HN3 '!lstopped, mlisplay original 
ENDIF 
GOTO SSl\L-\N3 'Tut buttolls agaill 
162. ,--------------- SELECr OPTION SHOIf" REAL VALUES ----.... -------
163. MAN4: LCDOUT $FE, 1, " SELECT OPTION " 'Clear ,show" SELECT OPTION" 
164. LCD OUT $CO, "« SHOW REAL »" 'Alove "unor to beginning o/second line ,show 
165. Sl\L-\N4: 'Button 110 aut() repeat 
166. PAUSE 300 'DelayjorO.3 seconds as de-boullce 
167. IF B UTA 0 THEN SMA).J 4 'If bultall A flOt met, wait 
168. IF BUTB = 0 THEN SM.A.N4 'Ifbutton B not reset, Ivai! 












IF BUT"-\ 0 THEN MAN3 'If Back button is pushed,jump to menu 3 
IF BUTB 0 THEN 'If select button pushed, go to show Iml values 
GOSUB SHO\v'R 'Go to set SHOIf/R 
ENDIF 
IF BUTBACK = 0 THEN J\L\N5 'If Forward bllttOIl is ptlShed,jllmp to menu 5 
IF BUTSTOP = 0 THEN 'If stop bllltoll pushed, 
GOSUB POFF 'Stop power 
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180. 
181. 
GOTO SSMAN4 'Test buttons again 
182. ,--------------- SELECT OPTION - EXIT MA1\lUAL lvIODE --------------------------------------------------------
183. MANS: LCDOUT $FE, 1," SELECT OPTION" 'Clear ,show " SELECT OPTION 1/ 
121 
















'Buttoll 110 auto repeat 
PAUSE 300 'Delqy for 0.3 secollds as de-bol/nce 
IF BUTA = 0 THEN SMAN5 'Ifbuttoll A 1I0t reset, Ivai! 
IF BUTB 0 THEN Sl'vL-\N5 'Ifbuttoll B 1I0t reset, I1lait 
IF BUTBACK = 0 THEN SMAN5 'I./buttoll BACK 110t reset, wait 
'Test but/ons 
IF BUTA 0 THEN MAN4 '!fBack buttoll is pushed, jump to menu 4 
IF B UTB = 0 THEN 'If select buttoll pushed, exit mallua! mode 
GOSUB POFF 'Stop power when lIot ill preset mode 
GOTO STARTUP 'Exit mallua! mode 
ENDIF 
IF BUTSTOP = 0 THEN 'Ifstop button pushed, 
GOSUB POFF 'Stop power 
GOTO ivL-\N 5 'If stopped, redisplqy origillal 
ENDIF 
200. GOTO SSMAN5 'Test buttons again 
201. 
202. ,--------------- SELECT CE~1RE FREQUENCY OFF .....------------
203. SETCF: 'Set centre ./requemJi 
204. CFl: LCDOUT $FE, 1, "SELECT CENT FREQ" 'Clear ,sbow "SELECT CENT FREQ" 














'BlItton no auto repeat 
PAUSE 300 'Delqy for 0.3 seconds as de-bollnce 
IF B UTA 0 THEN SCFl 'If button A !lot reset, wait 
IF B UTB 0 THEN SCFl 'If button B !lot met, wait 
IF BUTBACK = 0 THEN SCF1 'Ifbulton BACK flO! reset, wait 
'Test buttOllS 
IF BUTB 0 THEN 'If select button pusbed, go to rentre freqttenC)' OFF 
FREQIL"JG = 0 'Setfrequency range to zero 
GOTOMANUAL 
ENDIF 
IF BUTB.-\CK a THEN CF2 '!fFonvard buttoll is pushed,jump to menu 2 
GOTO SSCFl 'Test buttons again 
219.' ----------.. --SELECTCENTERFREQUENCI 20kHZ 
220. CF2: LCDOUT $FE, 1, "SELECT CENT FREQ" 'Clear ,show "SELECr CENT FREQ" 
221. LCDOUT $FE, $CO, U« 20kHz »" 'jVfove cursor to begiflning ofsecolld line ,sbow 
222. SCF2: 'Button 110 auto repeat 
223. PAUSE 300 'DelqyforO.3 secollds as de-boullce 
224. IF BUTA 0 THEN SCF2 'Ifbuttoll A not reset, lJ/ait 
225. IF BUTB 0 THEN SCF2 'Ifbuttoll B not reset, wait 
226. IF BUTBACK = 0 THEN SCF2 'If button BACK !lOt reset, wait 
227. SSCF2: 'Test buttolls 
228. IF BUTA 0 THEN CFl 'If Bade buttoll is pushed,jump to menu' 
229. IF BUTE 0 THEN 'If select button pushed, go to centre frequency 20kHz. 
230. FREQRNG 1 'Set frequency range to 20kHZ 
231. GOTO :'vL\NCAL 
232. ENDIF 
233. IF BUTBACK = 0 THEN CF3 'IfFonJJard button is pushed,jllmp to menu 3 







SELEcr CENTER FREQUENCY -
LCD OUT $FE, 1, "SELECT CENT FREQ" 'Clear ,show "SELECT CENT FREQ" 
LCD OUT $FE, $CO, "« 25kHz »U 'Move cur.for 10 begillllillg ofsecond lille ,show 
'Buttoll !l() auto repeat 








































































IF BUTA = 0 THEN SCF3 'Ilbutton A not reset, wait 
IF BUTB = 0 THEN SCF3 'if button B not reset, wait 
IF BUTB"\CK = 0 THEN SCF3 'ifbutton BACK not reset, Ivai! 
'Test buttons 
IF BUTA = ° THEN CF2 'if Bark button is pushed,jump 10 menu 2 
IF BUTB = 0 THEN 'if select button pushed, go to centre frequenq 25kHZ 
FREQRNG 2 'Setfrequency range to 25kHZ 
GOTOMANUAL 
ENDIF 
IF BUTBACK = 0 THEN CF4 'IfFonvard button is pushed,jump to menu 4 
GOTO SSCF3 'Test buttons again 
SELECT CENTER FRE.QUENC'l - 30kHZ 
LCDOUT $FE, 1, "SELECT CENT FREQ" 'Clear ,show "SELECT CENT FREQ" 
LCDOUT $FE, $CO, "« 30kHz »" 'Mope cursor 10 begbtning ofsecond line ,show 
'Button no auto repeat 
PAUSE 300 'DelayforO.3 seaJllds as de·bounce 
IF BUTA ::: 0 THEN SCF4 'if buttoll A 1I0t reset, wait 
IF BUTB = 0 THEN SCF4 'I/button B not met, wait 
IF BUTBACK = 0 THEN SCF4 '{l button BACK 1I0t reset, wait 
'Test buttons 
IF BUTA = 0 THEN CF3 'if Back button is pushed,jump to menu 3 
IF BUTB = 0 THEN 'ifselect buttoll pushed. go to centrefrequenq 30kHZ 
FREQRNG - 3 'Set frequen~'Y rallge to 30kHZ 
GOTO .\rANUAL 
ENDIF 
IF BUTBACK = 0 THEN CF5 'ifFonvard buttoll is pushed,jump to menu 5 
GOTO SSCF4 'Test buttolls again 
SELECT CENTER FREQUENCY 35kHZ -----------------------------------------------------------
LCDOUT $FE, 1, "SELECT CENT FREQ" 'Clear ,show "SELEcr CENT FREQ" 
LCDOUT $FE, $CO, "< < 35kHz > >" 'lHove ClIrsor to begillllilig qj'serolld lille ,ShOlV 
'Buttoll 110 auto repeat 
PAUSE 300 'DelayforO.3 secollds as de-boullce 
IF B UTA = 0 THEN SCF5 'if buttoll A 110/ resel, wait 
IF BUTB = 0 THEN SCF5 'ifbultoll B 1I0! met, Ivai! 
IF BUTBACK = 0 THEN SCF5 'if btillon BACK flot reset, Ivai! 
'Test bUllons 
IF BUTA = 0 THEN CF4 'if Back buttoll is pushed, jump 10 meltu 4 
IF B UTB = 0 THEN 'i/select buttoll pushed, go to cmtre ji't?quency 35 kH Z 
FREQRNG = 4 'Set freqttency nmge to 35kHZ 
GOTO ;\1ANUAL 
ENDIF 
IF BUTBACK = 0 THEN CF6 '~fFonvard btlttoll iJ'ptished,jump to meltu 6 
GOTO SSCF5 'Test 1m/tOllS 
SELECT CE1VTER FREQUENCY, 40kHZ -------------------------------------------------------.. ---
LCDOUT $FE, 1, "SELECT CENT FREQ" 'Clear ,show "SELECT CENT FREQ" 
LCDOUT $FE, $CO, "« 40kHz II '1''v1ol'e cursor to begillllillg ~/setolld line ,show 
'Button 110 auto repeat 
PAUSE 300 'Delay.forO.3 Jecollds as de-bounce 
IF BUTA = 0 THEN SCF6 'if button A not reset, wait 
IF BUTB = 0 THEN SCF6 'if btltton B no! reset, wait 
IF BUTBACK = 0 THEN SCF6 'if button BACK flot reset, wait 
'Tcst buttollS 
IF BUTA = 0 THEN CF5 'If Back blil/Oll is ptlshed,jump 10 menu.5 
IF BUTB = 0 THEN button ptlshed, go to centre freqtlency 40kHZ 

















GOTO SSCF6 'Test buttons again 
306. ,--------- ----- SET VOLTAGE --------------------.-----
307. S.E1Y: 'Set voltage 
308. PAUSE 300 'De/~y_for 0.3 seconds as de-bounce 





























LCDOUT $FE, 1, "REr\L P ", #P _MSR, "\V" 'Clear ,show real power value as mfaSllred 
LCDOUT $FE, $CO, "DN[", #VOLT, ''\'jUP BACK" 'lvlolJf cursor to second lille ,.rhow 
335. 
336. 
IF (BUL\' = 0) AND (VOLT> 0) AND (RNSTP = 1) THEN 
'If button A is pushed and VOLT is more then 0 and the power is ON tben 
\'OLT = VOLT - 1 'Decrease VOLT by 1 
HPWM 2,VOLT,HPWMF 'Set lIew bus voltac~e at 2kHzpJvm 
ENDIF 
IF (BUTB = 0) AND (VOLT < 250) AND (R.c'\JSTP = 1) THEN 
'Ijbutton B is pushed and VOLT is less then 250 and the power is ON 
VOLT = VOLT + 1 'Increase VOLT by 1 
HPWM 2,VOLT,HP\VMF 'Jet new bus poltage at 2kHzpwm 
ENDIF 
IF BCTK\CK = 0 THEN MAN2 
IF BUTSTRT = 0 THEN 
GOSUBONN 
ENDIF 




337. ,--------------- SET FREQUENCY 
338. SETF: 'Set jrequency 
339. PAUSE 300 'DelayforO.3 Sf(Olids as de-bounce 























GOSUB MEAS_F 'Go to subroutimjrequmcy measure 
PAUSE 100 
LCDOUT $FE, 1, "REAL F ", #F _l\ISR, "HZ" 'Clear ,show real jrequmry value 
LCDOUT $FE, $CO, "DN[f', #FREQ, "jUP BACK" 'lvfope cursor to second lint ,show 
IF (BCT"\ = 0) AND (FREQ > 0) AND (IL'lSTP = 1) THEN 
'If button A is pushed and FREQ is more then 0 and the pOlnr is ON then 
FREQ = FREQ - 1 'Decrea.rejrequenry by 1 
HPWM I,FREQ,HPW1vlF 'Set new bus jrequency at 2kHzpwm 
ENDIF 
IF (BUTB = 0) AND (FREQ < 250) AND (RNSTP = 1) THEN 
'If button B is pushed and FREQ is less then 250 and the power is ON 
FREQ = FREQ + 1 'Increase jrequeftcy by 1 
HPWM 1,FREQ,HPW~lF 'Set new bus jrequftlcy al2kHzpwm 
ENDIF 
IF BUTBACK = 0 THEN MAN3 
IF BUTSTRT = 0 THEN 
GOSUBONN 
ENDIF 











































































SHOW REAL TALUES - VOLTAGE -------.. -----------.. ------- ... --.-.-.-----.... -.-.----... ---
'Show real values 
'Button no auto repeat 
PAUSE 300 'DelqyforO.3 se<'Ollds as de-boun?'I! 
IF B UTA = 0 THEN SRI 'If button A not reset, wait 
IF BUTB = 0 THEN SR1 'I{btltton B not met, walt 
\' _MSR = TEMP4 / 50 'Average of repetitions 
LCD OUT $FE, 1, "V = ", #V _MSR, "V" 'Clear ,shOJv measured voltage 
LCDOUT $FE, $CO, " > > BACK" 'Move cursor to beginning of second line ,show 
TEMP3 = 50 'Total repetitions 
TEMP4 = 0 'Temporary voltage value 
GOSUB ;\IEAS_ V 'Go to JUbrotl!ine meaStire voltage 
TEMP4 TEMP4 + V _MSR 
IF B UTB ° THEN SR2 '{( buttoll pushed, jump to mentl 2 
IF BCTBACK = 0 THEN MA1\'4 'Ifretunt button is pushed, leave show real 
IF BUTSTRT 0 THEN 
GOSUBONN 
ENDIF 
IF BUTSTOP = 0 THEN 
GOSUB P01'F 
ENDIF 
TEMP3 = TEMP3 1 
IF TEI\fP3 0 THEN SSRI 
GOTO SSSRI 'Tesl buttons again 
SHOW REAL IALUES . CURRENT -.... --.. ---.-.... -.--.-.-...... -.-.-...... --.---.-.-.-.-.. -... 
'Button no auto repeat 
PAUSE 300 'Delay for 0.3 seconds as de-bounce 
IF BUTA 0 THEN SR2 'If b1lfton A Itot met, wait 
IF BUTB ° THEN SR2 'If button B not reset, wait 
C_'\fSR TEMP4 / 50 'A.verage q( repetitions 
LCD OUT $1'E, 1, "I = ", #C_MSR, "A" 'Clear ,sho}JJ measured mmlJt 
LCDOUT $FE, $CO, "« » BACK" '}vloJJe (unor to beginning '[(second line ,show 
TE.\fP3 = 50 'Total repetitions 
TEMP4 0 'Temporary mmlJt va/ue 
GOSUB MK-\'S_C 'Go to subroutine meaJllre cumnt 
TE\[P4 = TEMP4 + C_MSR 
IF BUTA 0 THEN SRI 'If button pushed,jllmp to me/m 1 
IF BCTB 0 THEN SR3 'I(buttoll pushed,jump to menu 3 
IF BUTBACK = 0 THEN MAN4 '{(retUnt buttoll is pushed, leape show rea! 
IF BUTSTRT = 0 THEN 
GOSUBONN 
ENDIF 




















TEMP3 = TErvlP3 1 
IF TE;\fP3 = ° THEN SSR2 
GOTO SSSR2 'Test buttotls again 
430. ,--------------- SHOW REAL !/:ALUEf FREQUENCY 
431. SR3: 'Button no auto repeat 
432. PAUSE 300 'Delay for 0.3 seconds as de-bounce 
433. IF BUTA = 0 THEN SR3 'If button A !lOt reset, wait 
434. IF BUTB 0 THEN SR3 'If button B flot reset, wait 
435. 
436. SSR3: GOSUB MEAS_F 'Go to subroutine meaJtlre frequemy 
TEMP3 F_:\fSR / 100 'Frequency calc-ulalion HPWAW / 100 20 

















LCD OUT $FE, 1, "f ", #TE;\lP3, ".", #TE?-.IP4, "kHz" 'Clear ,show measuredfrequenc;' 
LCDOUT $FE, $CO, "< < > > BACK" 'l'vlo/le cursor to beginning of setond line ,show 
IF BUTA = 0 THEN SR2 'If button pushed,jump to menu 2 
IF BUTB 0 THEN SR4 'If butto" pushed,jump to menu 4 
IF BUTBACK = 0 THEN MAN4 'Ifretu17l button is pushed, leal'e show real 
IF BUTSTRT = 0 THEN 
GOSUBONN 
ENDIF 
IF BUTSTOP 0 THEN 
GOSUB POFF 
ENDIF 
GOTO SSR3 'Test buttons again 
452. ,--------------- SHOW REAL V ALUES PO[f~R ---------------------------------------------------------------------
453. SR4: 'Button no auto repeat 
454. PAUSE 300 'DeiayforO.} seconds as de-b!J1!nce 
455. IF BUTA 0 THEN SR4 'If button A 1I0t reset, wait 























P _.\ISR = TEMP4 / 50 'A/1erage of repetition 
LCDOUT $FE, 1, "P = ", #P _MSR, "\V" 'Clear ,show measured power 
LCD OUT $FE, $CO, "« B}I.CK" 'Move cursor to beginning ofsecond line ,show 
TEMP3 50 'Total repetitions 
TEMP4 0 'Temporary cumn! value 
GOSUB CALC_P 'Go to Jtlbroutine calculate power 
TEMP4 = TEi\[P4 + P _.\lSR 
IF BUTA 0 THEN SR3 'Ifbuttoll pushed,jltll1p to mf/1lI3 
IF BCTBACK = 0 THEN iVL'lN4 'If retul1I buttol1 is pushed, leave ShOll' real 
IF BUTSTRT = 0 THEN 
GOSUB ONN 
ENDIF 
IF BUTSTOP 0 THEN 
GOSUB POFF 
ENDIF 
TE:\fP3 TEMP3 - 1 
IF TEMP3 = 0 THEN SSR4 
GOTO SSSR4 'Test buttons again 
479. '------.------ AUTO MODE 
480 .. \ UTO: 'inform user of auto mode 
481. LCDOUT $FE, 1, "INT. AUTO MODE" 'Clear ,show 
482. PAUSE 100 'DelayforO.l secolld 










Appendix C Detailed design 
484. PAUSE 100 'Delqy jar 0.1 second 
485. LCDOUT $FE, $CO, "********" 
486. PAUSE 100 'DelqyforO.l second 
487. LCDOUT $FE, $CO, tI*********"~~,, 
488. PAUSE 100 'De!qyforO.1 second 
489. LCDOUT $FE, $CO, "*****,,~~*,,**>c***" 
490. PAUSE 200 'De!qy for 0.2 seconds 
491. '------ --------- SErE CT CONTROL IE CNIQUE ----------------- .------- .. ------------------- ------ ------------------- ... --
492. AUTOl: 'Button no auto repeat 
493. PAUSE 300 'De!qy for 0.3 seconds as de-bounce 
494. IF BUTA = 0 THEN AUTOI 'if button A not reset, wait 
495. IF BUTB = 0 THEN AUT01 'If button B not reset, wait 
496. IF BUTBACK = 0 THEN AUTOI 'JfbutlOll BACK not reset, wail 
497. LCDOUT $FE, 1, " SELECT CONTROL" 'Clear ,show 





























PAUSE 100 'DelqyforO.1 seconds 
IF BUTA 0 THEN ATT 'if bUttOfl A go to admittance locking 
IF BUTB = 0 THEN TRI 'if button B go to triangle locking 
IF BUTBACK 0 THEN SAW 'Ifbutton BACKgo to san'-tooth locking 
IF BUTSTOP 0 THEN STARTUP 
GOTOAUT02 
ADAfIIT AN CE LOCKIf\.TG MODE -------------- ... .-----------------------------------------------
'Button no auto repeat 
PAUSE 300 'Delqy for 0.3 seconds as de-bouflee 
IF BUTA = 0 THEN A TT 'If buttoll A not reset, wait 
IF BUTB 0 THEN A TT 'If button B not reset, lJ'ait 
IF BUTBACK = 0 THEN "nT 'Jfbtttton BACK not reset, wait 
'ItifOrm user 0/ AIT mode 
LCDOUT $FE, 1, "INT. A TT MODE" 'Clear ,show 
PAUSE 100 'DelayforO.l second 
LCDOUT $FE, $CO, "****" 
PAUSE 1 00 'Def~y Jor O. 1 second 
LCDOUT $FE, $CO, "*H*"***" 
PAUSE 1 00 'DeI'!y for 0.1 second 
LCD OUT $FE, $CO, "*"'**'*"'*"****" 
PAUSE 100 'De/~ forO.! second 
LCDOUT $FE, $CO, "**P1""**********" 
PAUSE 200 'DelqyjarO.2 seconds 
LCDOUT 1, "SET VOLT If, #VOLT, "V" '(lear ,show 




IF (BUTA 0) AND (VOLT> O)THEN 'I/buttoll A pushed and VOLT more then 0 then 


















IF (BUTB = 0) AND (VOLT < 250) THEN 'If button B pllshed and VOLT 1m thm 250 
VOLT VOLT + 1 'Increase VOLT by 1 
ENDIF 
IF BUTB.i\CK = 0 THEN A IT2 
IF BUTSTOP = 0 THEN AUTOl 
PAUSE 200 'DelqyforO.2 se,'ond 
GOTO A TT1 'Retllm to loop 
GOSUB SC\N 'Start scan 
TEMP3 FRACT / 100 'Frequetlry mkulatiofl2000 / 100 = 20 
TE:\fP4 = FRACT / / 100 'Frequenry ca!culation2000 / 100 = 00 
LCDOUT $FE, 1, "Rs f ", #TEMP3, ".", #TEMP4, "kHz" 'Clear ,show llJeasjreqtimry 
LCDOUT $FE, $CO, "Push start" 'Alove ctirsor to beginflillg oj sCl'olld lille ,show 
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545. IF BUTSTRT 0 THEN ATT4 
546. GOTO A TT3 
547. 


























































GOSUB ONN 'Turn power on 
GOSUB MEAS_C 'Measure real cumn! 
TE~fP4 = C_MSR 'Store CIImn! value I!/mmnt 
FREQ = FREQ 3 'Increase frequen9' 
HPWM 1,FREQ,HP\'VMF 'Set nextfrequeJt~y 
PAUSE 20 
GOSUB MEAS_C 'lVItamre real cumn! 
IF C_MSR > (fEMP4 + 5) THEN A TT6 'Test ifJlew frequetlO' is better 
FREQ = FREQ 6 'DecreaJ'efrequeJtO' 
HPWM 1,FREQ,HPWl\{F 'Set nextfrequenry 
PAUSE 20 
GOSUB MEAS_C 'Measure real mmnt 
IF C_MSR > (TEl\lP4 + 5) THEN A TT6 'Test if new frequmry is belter 
FREQ = FREQ + 3 'Return to old value 
HPWM 1,FREQ,HP\VMF 'Set next frequency 
HSEROUT [DEC C_MSR, 32, DEC FREQ, 13,10J 
LCDOUT $FE,l,"I ",#C_MSR," F = ",#FREQ 'Clear ,show real mmnt 






SAWTOOTH LOCKlNGAfODE ........... . 
'Button no auto repeat 
PAUSE 300 'DeiayforO.3 Sl!colldJ as de· bounce 
IF B UTA = 0 THEN SAW 'If button A not met, wait 
IF BUTB = 0 THEN SAW 'If button B nol mel, wait 
IF BUTBACK = a THEN SAW 'Ifblltton BACK not met, wait 
'I nfonn UHf' rif SA 1¥7 mode 
LCDOUT $FE, 1, "INT. SAW MODE" 'Clear ,show 
PAUSE 100 'DeiayforO.l second 
LCDOUT $FE, $CO, "**n" 
PAUSE 100 'De!~yjof'O.1 second 
LCDOUT $FE, $CO, ""**Y****" 
PAUSE 100 'Delay forO. I secolld 
LCDOUT $FE, $CO, ""***********" 
PAUSE 100 'DelayforO.1 Jl!cond 
LCDOUT $FE, $CO, "****************" 
PAUSE 200 'Delay for 0.1 Jl!conds 
LCDOUT $FE, 1, "SET VOLT = ", #\'OLT, "V" 'Clear,shoJIJ 
LCDOUT $FE, $CO, "DN UP NEXT" 'Move mf'sor to beginning rifsecond lin!! ,Jhow 
IF (BUTA = 0) AND (VOLT> O)THEN 'IJ button A pushed and VOLT more then 0 then 
\'OLT = n)LT 1 'Decrease VOLT by 1 
ENDIF 
IF (BUTB = 0) AND (VOLT < 250) THEN IJbutton B pushed and l'OLT less then 250 
VOLT = VOLT + 1 'increase VOLT by 1 
ENDIF 
IF BUTBACK = 0 THEN SA W2 
IF BUTSTOP = 0 THEN AUT01 
PAUSE 200 'Delay/or 0.2 second 
GOTO SA Wl 'Return to loop 

















































TEMP3 = FRACT / 100 'FreqlJency cakIJlatioll2000 / 100 20 
1'EMP4 = FR.-\CT / / 100 'FreqlJency calculation 2000 / 100 00 
LCDOUT $FE, 1, "Rs f ", #TEMP3, ".", #TEl\IP4, "kHz" 'Clear,shoI1Jmea,ifrequency 
LCDOUT $FE, $CO, "Push start" 'Mo/le cursor to beginning of second line ,show 
PAUSE 100 'U7aitfor start 
IF BUTSTRT = o THEN SAW4 
GOTOSAW3 
STRTFREQ = FREQ 5 'Jet JAW' startfreqttency 
ENDFREQ = STRTFREQ + 10 'Jet JAW endfi-equet1<)· 
HPWM 1,STRTFREQ,HPWMF 'Jet startfrequeI1CY 
GOSUB ONN 'Turflpoweron 
PAUSE 100 
GOSUB MEAS_C 'Meastll-e real (umn! 
TEMP4 C_MSR 'Store cumnt value rif cumn! 
IF STRTFREQ > ENDFREQ THEN SA W6 
STRTFREQ = STRTFREQ + 1 
HPWM 1,STRTFREQ,HPWMF 'Jet startfrequency 
GOSUB MEAS_C 'lvIeasure real ClJmnt 
IF C_"\ISR > (fEl\IP4 + 5) THEN 
FREQRES==STRTFREQ 
TEMP4 :::: C_MSR 
ENDIF 
GOTOSAW5 
STRTFREQ :::: FREQRES 5 'Set ,5/1 If' start frequellCY 
ENDFREQ = STRTFREQ + 10 'Jet SAW' endfrequellC)' 
HPWM 1,STRTFREQ,HPWl\IF 'Set startfi-eqmnC)' 
GOSUB l\IEAS_C 
TEMP4 = C_l\ISR 
HSEROUT [DEC TEMP4, 32, DEC FREQRES, 13,10] 
LCDOUT $FE,l,"I :::: ",#TEMP4," F = ",#FREQRES 'Clear ,.chow rea! cumnt 




644. GOTO SA W5 
645. 





















'Button 110 auto "peat 
PAUSE 300 'Delay for 0.3 SUO/Ids as de-boullce 
IF BUTA = 0 THEN TRI 'If button A not resef, waif 
IF BUTB 0 THEN TRI 'If button B 1I0t resel, wait 
IF BUTBACK == 0 THEN TRI 'Ifbuttoll BACK not reset, wait 
'Inform lIser !?fTRl mode 
LCDOUT $FE, 1, "INT. TRI MODE" 'Clear ,ShOJI} 
PAUSE 100 'DeI~yJorO.1 second 
LCDOUT $FE, $CO, "****" 
PAUSE 1 00 'Delayjor O. 1 seCONd 
LCDOUT $FE, $CO, "******~~" 
PAUSE 100 'DeiayforO.1 second 
LCDOUT $FE, $CO, "************" 
PAUSE 100 'DelayforO.1 second 
LCDOUT $FE, $CO, "**********"***"*" 
PAUSE 200 'Delay Jor 0.2 seconds 
LCDOUT $.FE, 1, "SET VOLT = ", #VOLT, "V" 'Clear,show 
LCDOUT $FE, $CO, "DN UP NEXT" 'AIove amor to begillning rif secolld line .show 
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IF (BUTB = 0) AND (VOLT < 250) THEN 'Ifbutton B pushed and VOLT less then 250 
VOLT::: VOLT + 1 'Increase VOLT ~y 1 
ENDIF 
IF BUTK~CK 0 THEN TRI2 
IF BUTSTOp::: 0 THEN AUTeH 
PAUSE 200 'Delqy/orO.2 second 
GOTO TRI1 'Return to loop 
GOSUB SCAN 'Start scan 
TEMP3 ::: FRACT / 100 'Frequenl)! calculatiol12000 / 100 20 
TE~[P4 FRL\cT / / 100 'Frequenl)! calculation 2000 I 100 ::: 00 
LCD OUT $FE, 1, "Rs f= ", #TEMP3, ".", #TEi\[P4, "kHz" 'Clear,showmeasfrequenl)! 
LCDOUT $FE, $CO, "PUSH START" 'Afove cursor /0 begillllif{!!, ojJfcond line ,show 
PAUSE 100 'ff7ait for start 
IF BUTSTRT 0 THEN TR14 
GOTOTRI3 
STRTFREQ ::: FREQ 5 'Set TR1 start frequenl)! 
ENDFREQ ::: STRTFREQ + 10 'Set TR1 endfreque!lq 
HPWM 1,STRTFREQ,HPWMF 'Sef Jtattfrequent] 
GOSUB O:-.I:-.I 'Tum power on 
PAUSE 100 
GOSUB MEAS_C ~MeaSlire rea! currellt 
TEMP4 ::: C_MSR 'Store ClIrrent value oj ClIrrent 
IF STRTFREQ > ENDFREQ THEN TRI6 
STRTFREQ STRTFREQ + 1 
HPWM 1,STRTFREQ,HPWMF 'Set Jtattfrequenq 
GOSUB MEAS_C 'Measure real current 
IF C_I\ISR > (TEMP4 + 5) THEN 
FREQRES=STRTFREQ 
TEMP4 = C_MSR 
ENDIF 
GOTOTRI5 
STRTFREQ FREQ 5 'Set TR1 start frequetll)! 
E:-.IDFREQ = STRTFREQ + 10 'Set TR1 cndfrequetll)! 
IF STRTFREQ > ENDFREQ THEN TRI8 
ENDFREQ ::: ENDFREQ 1 
HPWM 1 ,END FREQ,HPWl\lF 'Set etld frequenl)' 
PAUSE 10 
GOTOTRI7 
STRTFREQ ::;:; FREQRES - 5 'Set TR1 start freqttemJ' 
E:-.IDFREQ = STRTFREQ + 10 'Set TR1 end frequenl)' 
HPWM 1,STRTFREQ,HPW'MF 'Set start.frequent] 
GOSUB MEAS_C 
TEMP4 = C_MSR 
HSEROUT [DEC TEMP4, 32, DEC FREQRES, 13,10] 
LCDOUT $FE,l,"I It, #TEMP4," F tI, #FREQRES 'Clear ,show real current 





726. '====== ,\IEASUA1El\[TS AIVD CALCULA710NS ==:::===================== 
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'AfF..AS _ V will average the voltage over tmmber of samples dejimd ill TEAfP1 
TE~{PI 20 Numbero/samp!es 
Y _i\1SR 0 'Reset measured voltage value 
ADCIN YOLTM, TEMP2 'Aleamre voltage alld store in TEA!P2 
\T _MSR = V _MSR + TEMP2 'Add values to be averaged 
TEMPI = TEMPI - 1 
IF TEJ\[PI > 0 THEN MV 'If not fin mample else complete average 
V _MSR V _MSR / 20 'Average lJoltac~e 
RETURN 













'AiEAS _ C wil! average the current over number 0/ samples dejined ill 'JEMPI 
TEMPI = 100 'Numbero/samples 
C_MSR 0 'Reset measured current vallff 
ADCIN CURTM, TEMP2 'Measure current and store ill 'JEMP2 
C_~fSR = C_MSR + TEMP2 'Add values to be averaged 
TEMPt = TEMPI - 1 
PAUSEUS 10 
IF TEi\fP1 > 0 THEN MC '~f notfi!1 resample else romplete anrage 
C_MSR C_MSR / 10 'Average /JolttJ.f!} 
RETURN 
752. ,--------------- AfEASURE FREQUENCY 
753. ME"-\S_F: 'MEAS _F will average the frequeni) over number o/samples defined in TEAlP1 
754. COUNT FREQM, 100, F _MSR 'Count pufm onfreq bitfor lOOms, store in Fjl,fSR 
755. 'ego !lpulses is 5000 then frequeJ1i) is 50.00kHZ 
756. RETURN 
757. 








GOSUB MEAS_ V 'Measure real voltage 
GOSUB MK\S_C 'i\Jeasure rea! currellt 
C_J\ISR C_MSR /10 
P _MSR \' _MSR * C_MSR 'Calculate power 
P _J\ISR P _J\fSR / 20 
RETURN 
766. '====== OPTIJHALFEQUENCY RAIVGE DETECT ======================= 
767. SCA\): 'Start s.y/Il 





















'Set initial valufs 
FREQ O'S et low frequcni) 
FREQRNG = 3 'Set first j'equeJ1i) ranc~e 
GOSUBONN 
TEi\IP3 = 0 
IF FREQ = 250 THEN '~( SlY/n complete thell 
FREQ = 0 'Reset IOIJ! frequetl:l 
GOTO SCAN2 'Go to set !lext frequency range 
ENDIF 
FREQ = FREQ + 1 'If srall not complete inmmetltfreqttellCY 
HPWM 1 ,FREQ,H P\'\:'MF 'Set Ilext /reqtletlf)' 
GOSUB MEAS_C 'Measure flew ctlrrent 
HSEROUT [DEC C_MSR,44 , #FREQ, 13,10] 
TEMP6 = FREQ 10 
TEMP6 = TK'vlP6 / 25 
LCDOUT $FE,2,"SCANNING ",#TEMP6,"%" 
IF C_~ISR > (TEMP3 1) THEN 'If !leW high currellt then 
GOSUB MEAS_F 'Meastlrefreqtletli) 





























FRGRES = FREQRNG 'Store monan! frequetlq range 
TEMP3 = C_MSR 'Store !leW high ClImnt vallie for !lext min 
FRACT F _;\ISR 'Store measured monantfrequenC)' 
LCDOUT $FE, 1, "SCANNING ",#TE:-vfP6,"%" 'Clear,show "SCA1VNING" 
LCDOUT $FE, $CO, "R\lG", #FRGRES," fe", #FREQRES," I", #TEMP3 
ENDIF 
GOTO SC\Nl 'Starl nextfrequenq valm 
FREQR-"lG = FREQRNG + 1 'lncrementfrequenq range 
IF FREQRNG = 4 THEN 'IfSC'l!! complete then 
FREQ FREQRES 'Set frequenq the resonant freqllenq 
FREQRNG = FRGRES 'Set frequenq range the resonantfrequency range 
GOSUB POFF 'Stop power 
RETURN 'Scan complete 
ENDIF 
SHIFTOUT FREQDAT, FREQCLK, 1,[FREQRNG\3] 'Set new range in FPGA 
GOTO SCAN1 'Starl frequency scan in new frequency range 
807. '====== SYS1E}.f POWER ======================================= 










































IF RNSTP = 0 THEN 'Ijr.if[, 110 need to SllJitch iff 
RETURN 
ENDIF 
HPWM 2,0,HP\X'~IF 'Set zero blls "oltage at 2kHzpwm 
SHIFTOUT FREQDAT, FREQCLK, 1,[0\31 'Stop PIJ!m in FPGA 
RNSTP 0 
'Inform user a/stopping 
LCDOUT $FE, 1, "PO\XlER DOWN" 'Clear ,show 
PAUSE 1 00 'Delay for 0.1 second 
LCDOUT $FE, $CO, "",***" 
PAUSE 100 'DelayforO.l second 
LCDOUT $FE, $CO, "*P*****" 
PAUSE 100 'DeiayforO.t second 
LCDOUT $FE, $CO, "*X;><********" 
PAUSE 100 'DeiayforO.l second 
LCD OUT $FE, $CO, "**************t*" 
PAUSE 200 'Delay for 0.1 seconds 
RETURN 
SWITCH POWER ON ---------.. -.-..... -.---------- .. --.-.-.--.-------.. -.-
IF RNSTP = 1 THEN 'Ifon, no need to switch on 
RETURN 
ENDIF 
'Inform uSllr q/starling 
LCDOUT $FE, 1, "PO\v'ER UP" • Clear ,show 
PAUSE 100 'Delayfor O.t second 
LCDOUT $FE, $CO, "****" 
PAUSE 100 'DelayforO.l second 
LCDOUT $FE, $CO, "***"'****" 
PAUSE 100 'DelayjorO.l second 
LCDOUT $FE, $CO, "************" 
PAUSE 100 'Delay forO. 1 J'IIcond 
LCDOUT $FE, $CO, "**~"'****r*******" 
SHIFTOUT FREQDAT, FREQCLK, 1,[FREQRNG\3] 'Starlillgpwm in FPGA 
RNSTP = 1 
TEMPI = 0 
IF TEMPt> YOLT THEN 'Test if set point reac-hed 
RETURN 
ENDIF 
HPWM 2,TEMPl,HPWMF 'Set new bus voltage at 2kHzpwm 
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Appendix C Detailed design 
C14 Software layer - FPGA logic program 
The main FPGA program has the following control functions: 
1. Sinusoidal pulse width modulation with frequency range selection 
2. Phase Lead/lag detection 
3. Buck regulator control 
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C14.1 Sinpwm2dec 
This module decodes a three bit serial value into three parallel values 
The three bit serial value will determine the SPWM centre frequency and bandwidth. 
Frequency range 
Serial value Parallel value H Parallel value L 
Min Cent. Max 
OFF OFF OFF 000 (0) 1000 (8) 00000 (0) 
16kHz 20kHz 24kHz 001 (1) 1110 (14) 10010 (18) 
21kHz. 26kHz 31kHz 010 (2) 1100 (12) 10000 (16) 
25kHz 31kHz 37kHz 011 (3) 1100 (12) 10001 (17) 
29kHz 36kHz 43kHz 100 (4) 1010 (10) 01110 (14) 
33kHz 42kHz 50kHz 101 (5) 1010 (10) 01111 (15) 
.Below is the circuit as programmed into the FPGA 
<s. eLK 
i>l .R.i\NG.E .. 
SFT7 
c:' ::>' . -' . ·''\ir.''"",DTc-· '-'-'--1> clock loft shift 
. ········ ·'~_ur· 
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C14.2 Sinpwm2 
This module generates the sinusoidal pulse width modulation signals needed to drive the 
full bridge inverter. 
:, clock 
0 ... H3 
H2 .. 
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C14.3 Mod4a 
RESET 
~.~ .. .. 
The mod4a module IS a frequency generator that is controlled by a 4 bit value. The 
mod5a and mod6a modules are similar to the mod4a module. The only deference is the 
amount of control bits. The amount of control bits is given by the number after "mod" .. 
The equation controlling the output frequency is given as: 
Frequency out = (clock frequency / (4bit value multiplied by two» 
Eg.250kHz (5Mhz / (lO x 2» 
. .. . . . .. . ......... . 
......... "Itl r ()"( ' " 
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This module will determine if the transducer current IS leading or lagging transducer 
voltage. 
t<lJ s.yn.c .. c ·::· >-.. ·-lW""PO~l_· .-'----+++--'---L..-I 
t.$i .1e.quO. .. . c · :: .. >-. ·-l·,~""Wi"".l1_· . .;,... t----+f+'--l ":::0-'--, L......:....::rr--...... 




This module is used to drive the Buck regulator. This control technique is a form of 
Pulse width modulation known as a Bang-bang control. The operation frequency is 
between 62.5kHz and 93.75kHz. 
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